luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 00:29:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix missed self.left_rbl refactor

Browse Source
This commit is contained in:
jcirimel
2020-10-06 05:11:15 -07:00
parent 888646cdf9
commit 13e2a9f5f7
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/replica_bitcell_array.py
+2 -2
View File
@@ -166,7 +166,7 @@ class replica_bitcell_array(bitcell_base_array.bitcell_base_array):
cols=1,
column_offset=0,
rows=self.row_size + self.extra_rows,
mirror=(self.left_rbl + 1) % 2)
mirror=(self.rbl[0] + 1) % 2)
self.add_mod(self.row_cap_left)
self.row_cap_right = factory.create(module_type=row_cap_module_type,
@@ -177,7 +177,7 @@ class replica_bitcell_array(bitcell_base_array.bitcell_base_array):
# + right replica column(s)
column_offset = 1 + len(self.left_rbl) + self.column_size + self.rbl[0],
rows=self.row_size + self.extra_rows,
mirror=(self.left_rbl + 1) %2)
mirror=(self.rbl[0] + 1) %2)
self.add_mod(self.row_cap_right)
else:
# Dummy Row or Col Cap, depending on bitcell array properties