luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add internal vdd/gnd connections for delay chain

This commit is contained in:
Matt Guthaus 2018-07-19 10:37:47 -07:00
parent 51958814a0
commit 128dfd5830
1 changed files with 19 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
compiler/modules/delay_chain.py
View File

@ -166,20 +166,26 @@ class delay_chain(design.design):
# Add power and ground to all the cells except:
# the fanout driver, the right-most load
# The routing to connect the loads is over the first and last cells
for pin_name in ["vdd", "gnd"]:
# We have an even number of drivers and must only do every other
# supply rail
for i in range(len(self.driver_inst_list),2):
inv = self.driver_inst_list[i]
for load in self.load_inst_map[inv]:
if load in self.rightest_load_inst:
continue
# We have an even number of drivers and must only do every other
# supply rail
for i in range(0,len(self.driver_inst_list),2):
inv = self.driver_inst_list[i]
for load in self.load_inst_map[inv]:
if load==self.rightest_load_inst[inv]:
continue
for pin_name in ["vdd", "gnd"]:
pin = load.get_pin(pin_name)
self.add_power_pin(pin_name, pin.center())
# self.add_rect(layer="metal1",
# offset=pin.ll(),
# width=self.width,
# height=pin.height())
self.add_power_pin(pin_name, pin.rc())
else:
# We have an even number of rows, so need to get the last gnd rail
inv = self.driver_inst_list[-1]
for load in self.load_inst_map[inv]:
if load==self.rightest_load_inst[inv]:
continue
pin_name = "gnd"
pin = load.get_pin(pin_name)
self.add_power_pin(pin_name, pin.rc())
# input is A pin of first inverter
a_pin = self.driver_inst_list[0].get_pin("A")