mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 00:53:28 +02:00
Use links for images in README
This commit is contained in:
@@ -1,15 +1,15 @@
|
||||

|
||||

|
||||
# OpenRAM
|
||||
|
||||
[](https://www.python.org/)
|
||||
[](./LICENSE)
|
||||
[](https://github.com/VLSIDA/OpenRAM/archive/stable.zip)
|
||||
[](https://github.com/VLSIDA/OpenRAM/archive/dev.zip)
|
||||
[](./LICENSE)
|
||||
[](https://github.com/VLSIDA/OpenRAM/archive/stable.zip)
|
||||
[](https://github.com/VLSIDA/OpenRAM/archive/dev.zip)
|
||||
|
||||
An open-source static random access memory (SRAM) compiler.
|
||||
|
||||
# What is OpenRAM?
|
||||
<img align="right" width="25%" src="images/SCMOS_16kb_sram.jpg">
|
||||
<img align="right" width="25%" src="https://raw.githubusercontent.com/VLSIDA/OpenRAM/stable/images/SCMOS_16kb_sram.jpg">
|
||||
|
||||
OpenRAM is an award winning open-source Python framework to create the layout,
|
||||
netlists, timing and power models, placement and routing models, and
|
||||
|
||||
Reference in New Issue
Block a user