luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added linear corner factors in analytical delay model.

Browse Source
This commit is contained in:
Hunter Nichols
2019-03-04 00:42:18 -08:00
parent 816669b9ca
commit 0e96648211
36 changed files with 138 additions and 89 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/dff_array.py
+2 -2
View File
@@ -154,8 +154,8 @@ class dff_array(design.design):
def analytical_delay(self, slew, load=0.0):
return self.dff.analytical_delay(slew=slew, load=load)
def analytical_delay(self, corner, slew, load=0.0):
return self.dff.analytical_delay(corner, slew=slew, load=load)
def get_clk_cin(self):
"""Return the total capacitance (in relative units) that the clock is loaded by in the dff array"""