luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix typo on w_en

Browse Source
This commit is contained in:
Bugra Onal
2022-08-04 16:35:09 -07:00
parent fdba1f4d7b
commit 0ca14a3662
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/port_data.py
+1 -1
View File
@@ -397,7 +397,7 @@ class port_data(design):
for i in range(self.num_spare_cols):
temp.append("bank_spare_wen{}".format(i))
elif self.num_spare_cols and self.write_size != self.word_size:
elif self.num_spare_cols and self.write_size == self.word_size:
temp.append("w_en")
for i in range(self.num_spare_cols):
temp.append("bank_spare_wen{}".format(i))