mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 09:58:33 +02:00
Remove add_mod and add module whenever calling add_inst.
This commit is contained in:
@@ -63,7 +63,6 @@ class write_mask_and_array(design.design):
|
||||
# Assume stage effort of 3 to compute the size
|
||||
self.and2 = factory.create(module_type="pand2",
|
||||
size=max(self.write_size / 4.0, 1))
|
||||
self.add_mod(self.and2)
|
||||
|
||||
def create_and2_array(self):
|
||||
self.and2_insts = {}
|
||||
@@ -146,7 +145,7 @@ class write_mask_and_array(design.design):
|
||||
self.add_via_stack_center(from_layer=supply_pin.layer,
|
||||
to_layer="m1",
|
||||
offset=supply_pin.center())
|
||||
|
||||
|
||||
for supply in ["gnd", "vdd"]:
|
||||
supply_pin = self.and2_insts[0].get_pin(supply)
|
||||
supply_pin_yoffset = supply_pin.cy()
|
||||
@@ -158,4 +157,3 @@ class write_mask_and_array(design.design):
|
||||
to_layer="m1",
|
||||
offset=loc)
|
||||
self.copy_power_pin(supply_pin, loc=loc)
|
||||
|
||||
|
||||
Reference in New Issue
Block a user