luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-22 06:07:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

Force write the specific cell during DRC.

Browse Source
This commit is contained in:
Matt Guthaus
2018-01-29 17:00:20 -08:00
parent 56770f558f
commit 0b6eddef43
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+4 -4
View File
@@ -12,13 +12,13 @@ ln -s 2001a current
#!/bin/sh
magic -dnull -noconsole << EOF
tech load SCN3ME_SUBM.30
scalegrid 1 2
#scalegrid 1 2
gds rescale no
gds polygon subcell true
gds warning default
gds read $1
load $1
writeall force
writeall force $1
drc count
drc why
quit -noprompt
@@ -30,7 +30,7 @@ rm -f $1.ext
rm -f $1.spice
magic -dnull -noconsole << EOF
tech load SCN3ME_SUBM.30
scalegrid 1 2
#scalegrid 1 2
gds rescale no
gds polygon subcell true
gds warning default
@@ -80,7 +80,7 @@ def write_magic_script(cell_name, gds_name, extract=False):
f.write("gds warning default\n")
f.write("gds read {}\n".format(gds_name))
f.write("load {}\n".format(cell_name))
f.write("writeall force\n")
f.write("writeall force {}\n".format(cell_name))
f.write("drc check\n")
f.write("drc catchup\n")
f.write("drc count total\n")