luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add general well_extend_active DRC in design class.

This commit is contained in:
mrg 2020-02-05 18:22:22 +00:00
parent 4526986de3
commit 04d254542d
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
compiler/base/design.py
View File

@ -113,6 +113,15 @@ class design(hierarchy_design):
if match:
setattr(self, match.group(0), drc(match.group(0)))
# Create the maximum well extend active that gets used
# by cells to extend the wells for interaction with other cells
from tech import layer
self.well_extend_active = 0
if "nwell" in layer:
self.well_extend_active = max(self.well_extend_active, self.nwell_extend_active)
if "pwell" in layer:
self.well_extend_active = max(self.well_extend_active, self.pwell_extend_active)
# These are for debugging previous manual rules
if False:
print("poly_width", self.poly_width)