OpenRAM/docs/source/basic_usage.md

226 lines
6.6 KiB
Markdown
Raw Normal View History

2022-10-15 03:27:39 +02:00
### [Go Back](./index.md#table-of-contents)
2022-10-05 06:58:49 +02:00
# Basic Usage
This page of the documentation explains the basic usage of OpenRAM.
## Table of Contents
1. [Environment Variable Setup](#environment-variable-setup-assuming-bash)
2022-11-12 01:16:38 +01:00
1. [Script Usage (with library)](#script-usage-with-library)
1. [Command Line Usage (with library)](#command-line-usage-with-library)
1. [Command Line Usage (without library)](#command-line-usage-without-library)
1. [Configuration Files](#configuration-files)
1. [Common Configuration File Options](#common-configuration-file-options)
1. [Output Files](#output-files)
1. [Data Sheets](#data-sheets)
2022-10-05 06:58:49 +02:00
## Environment Variable Setup (assuming bash)
2022-11-12 01:16:38 +01:00
> **Note**: This is optional if you have the OpenRAM library. See [basic setup](./basic_setup.md#go-back) for details.
* OPENRAM\_HOME defines where the compiler directory is
2022-10-05 06:58:49 +02:00
* ```export OPENRAM_HOME="$HOME/openram/compiler"```
* OPENRAM_TECH defines list of paths where the technologies exist
* `export OPENRAM_TECH="$HOME/openram/technology"`
* Colon separated list so you can have private technology directories
* Must also have any PDK related variables set up
* Add compiler to `PYTHONPATH`
* `export PYTHONPATH="$PYTHONPATH:$OPENRAM_HOME"`
2022-11-12 01:16:38 +01:00
## Script Usage (with library)
If you have the library installed, you can use OpenRAM in any Python script. You can import "openram" as follows:
```python
import openram
2022-11-28 03:24:01 +01:00
openram.init_openram("myconfig.py") # Config files are explained on this page
# Now you can use modules from openram
from openram import tech
...
2022-11-12 01:16:38 +01:00
```
2022-11-28 03:24:01 +01:00
Note that you should need to initalize OpenRAM so that the modules are imported properly. You can also look
2022-11-22 00:00:58 +01:00
at [sram_compiler.py](../../sram_compiler.py) as an example on how to use "openram."
2022-11-12 01:16:38 +01:00
If you want to pass custom configuration when generating an SRAM, you can use `sram_config` class.
```python
import openram
openram.init_openram("myconfig.py")
openram.setup_bitcell()
from openram.modules import sram_config
c = sram_config(...)
from openram.modules import sram
s = sram(sram_config=c,
name="custom_name")
s.save()
openram.end_openram()
```
2022-11-12 01:16:38 +01:00
## Command Line Usage (with library)
2022-11-28 03:24:01 +01:00
You can run OpenRAM from the command line using the [sram_compiler.py](../../sram_compiler.py) script that is
included in the library's installation. You can find the package directory on a path like:
2022-11-12 01:16:38 +01:00
```
/home/mrg/.local/lib/python3.8/site-packages/openram
```
Alternatively, you can run the following command to find that path:
```
echo -e "import os\nimport openram\nprint(os.path.dirname(openram.__file__))" | python3 -
```
You can continue with following section for more details.
## Command Line Usage (without library)
2022-10-15 01:51:54 +02:00
Once you have defined the environment, you can run OpenRAM from the command line
using a single configuration file written in Python.
For example, create a file called *myconfig.py* specifying the following
parameters for your memory:
2022-11-12 01:16:38 +01:00
```python
2022-10-15 01:51:54 +02:00
# Data word size
word_size = 2
# Number of words in the memory
num_words = 16
# Technology to use in $OPENRAM_TECH
tech_name = "scn4m_subm"
# You can use the technology nominal corner only
nominal_corner_only = True
# Or you can specify particular corners
# Process corners to characterize
# process_corners = ["SS", "TT", "FF"]
# Voltage corners to characterize
# supply_voltages = [ 3.0, 3.3, 3.5 ]
# Temperature corners to characterize
# temperatures = [ 0, 25 100]
# Output directory for the results
output_path = "temp"
# Output file base name
output_name = "sram_{0}_{1}_{2}".format(word_size,num_words,tech_name)
# Disable analytical models for full characterization (WARNING: slow!)
# analytical_delay = False
```
You can then run OpenRAM by executing:
```
2022-11-12 01:16:38 +01:00
python3 $OPENRAM_HOME/../sram_compiler.py myconfig
2022-10-15 01:51:54 +02:00
```
You can see all of the options for the configuration file in
$OPENRAM\_HOME/options.py
To run designs in Docker, it is suggested to use, for example:
```
cd OpenRAM/macros
make example_config_scn4m_subm
```
2022-10-05 06:58:49 +02:00
* Common arguments:
* `-t` specify technology (scn4m_subm or scmos or freepdk45)
* `-v` increase verbosity of output
* `-n` don't run DRC/LVS
* `-c` perform simulation-based characterization
* `-d` don't purge /tmp directory contents
## Configuration Files
* Memories are created using a Python configuration file to replicate results
* No YAML, JSON, etc.
* Complete configuration options are in `$OPENRAM_HOME/options.py`
* Some options can be specified on the command line as well
* Not recommended for replicating results
* Example configuration file:
```python
# Data word size
word_size = 2
# Number of words in the memory
num_words = 16
# Technology to use in $OPENRAM_TECH
tech_name = "scn4m_subm"
# Process corners to characterize
process_corners = [ "TT" ]
# Voltage corners to characterize
supply_voltages = [ 3.3 ]
# Temperature corners to characterize
temperatures = [ 25 ]
# Output directory for the results
output_path = "temp"
# Output file base name
output_name = "sram_16x2"
# Disable analytical models for full characterization (WARNING: slow!)
# analytical_delay = False
# To force this to use magic and netgen for DRC/LVS/PEX
# Could be calibre for FreePDK45
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
```
## Common Configuration File Options
* Characterization corners
* `supply_voltages = [1.7, 1.8, 1.9]`
* `temperatures = [25, 50, 100]`
* `process_corners = ["SS", "TT", "FF"]`
* Do not generate layout
* `netlist_only = True`
* Multi-port options
* `num_rw_ports = 1`
* `num_r_ports = 1`
* `num_w_ports = 0`
* Customized module or bit cell
* `bitcell = "bitcell_1rw_1r"`
* `replica_bitcell = "replica_bitcell_1rw_1r"`
* Enable simulation characterization
> **Warning**: Slow!
* `analytical_delay = False`
* Output name and location
* `output_path = "temp"`
* `output_name = "sram_32x256"`
* Force tool selection (should match the PDK!)
* `drc_name = "magic"`
* `lvs_name = "netgen"`
* `pex_name = "magic"`
* Include shared configuration options using Python imports
* `from corners_freepdk45 import *`
## Output Files
The output files are placed in the `output_dir` defined in the configuration file.
The base name is specified by `output_name` and suffixes are added.
The final results files are:
* GDS (.gds)
* SPICE (.sp)
* Verilog (.v)
* P&R Abstract (.lef)
* Liberty (multiple corners .lib)
* Datasheet (.html)
* Log (.log)
* Configuration (.py) for replication of creation
## Data Sheets
![Datasheet 1](../assets/images/basic_usage/datasheet_1.png)
![Datasheet 2](../assets/images/basic_usage/datasheet_2.png)
2022-10-15 01:51:54 +02:00
![Datasheet 3](../assets/images/basic_usage/datasheet_3.png)