OpenRAM/docs/source/architecture.md

35 lines
734 B
Markdown
Raw Normal View History

2022-10-15 03:27:39 +02:00
### [Go Back](./index.md#table-of-contents)
2022-10-05 06:58:49 +02:00
# Architecture
This page of the documentation explains the architecture of OpenRAM.
## Table of Contents
1. [SRAM Architecture](#sram-architecture)
## SRAM Architecture
* Bit-cell Array
* Multiport Bitcells
* Each port:
* Address Decoder(s)
* Wordline Driver(s)
* Column Multiplexer(s)
* Bitline Precharge(s)
* Sense Amplifier(s)
* Write Driver(s)
* Control Logic with Replica Bitline
2023-04-20 08:32:06 +02:00
![OpenRAM SRAM Architecture](../assets/images/architecture/sram_architecture.png)
## ROM Architecture
* Bit-cell Array
* 1T NAND Bitcell
* Row Address Decoder
* Wordline Driver(s)
* Column Multiplexer
* Column Pre-Decoder
* Bitline Precharge(s)
* Control Logic