mirror of https://github.com/VLSIDA/OpenRAM.git
25 lines
532 B
Markdown
25 lines
532 B
Markdown
|
### [Go Back](./index.md)
|
||
|
|
|
||
|
|
# Architecture
|
||
|
|
This page of the documentation explains the architecture of OpenRAM.
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
## Table of Contents
|
||
|
|
1. [SRAM Architecture](#sram-architecture)
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
## SRAM Architecture
|
||
|
|
* Bit-cell Array
|
||
|
|
* Multiport Bitcells
|
||
|
|
* Each port:
|
||
|
|
* Address Decoder(s)
|
||
|
|
* Wordline Driver(s)
|
||
|
|
* Column Multiplexer(s)
|
||
|
|
* Bitline Precharge(s)
|
||
|
|
* Sense Amplifier(s)
|
||
|
|
* Write Driver(s)
|
||
|
|
* Control Logic with Replica Bitline
|
||
|
|
|
||
|
|
|