OpenRAM/compiler/tests/21_hspice_delay_test.py

90 lines
3.3 KiB
Python
Raw Normal View History

#!/usr/bin/env python3
2016-11-08 18:57:35 +01:00
"""
Run a regression test on various srams
2016-11-08 18:57:35 +01:00
"""
import unittest
from testutils import header,openram_test
2016-11-08 18:57:35 +01:00
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
2016-11-08 18:57:35 +01:00
import debug
class timing_sram_test(openram_test):
2016-11-08 18:57:35 +01:00
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
OPTS.spice_name="hspice"
OPTS.analytical_delay = False
# This is a hack to reload the characterizer __init__ with the spice version
from importlib import reload
import characterizer
reload(characterizer)
from characterizer import delay
if not OPTS.spice_exe:
debug.error("Could not find {} simulator.".format(OPTS.spice_name),-1)
2016-11-08 18:57:35 +01:00
import sram
import tech
2016-11-08 18:57:35 +01:00
debug.info(1, "Testing timing for sample 1bit, 16words SRAM with 1 bank")
s = sram.sram(word_size=OPTS.word_size,
num_words=OPTS.num_words,
num_banks=OPTS.num_banks,
name="sram1")
2016-11-08 18:57:35 +01:00
tempspice = OPTS.openram_temp + "temp.sp"
s.sp_write(tempspice)
probe_address = "1" * s.s.addr_size
probe_data = s.s.word_size - 1
debug.info(1, "Probe address {0} probe data bit {1}".format(probe_address, probe_data))
2016-11-08 18:57:35 +01:00
corner = (OPTS.process_corners[0], OPTS.supply_voltages[0], OPTS.temperatures[0])
d = delay(s.s, tempspice, corner)
2017-07-06 17:42:25 +02:00
import tech
loads = [tech.spice["msflop_in_cap"]*4]
2017-07-06 17:42:25 +02:00
slews = [tech.spice["rise_time"]*2]
data = d.analyze(probe_address, probe_data, slews, loads)
2016-11-08 18:57:35 +01:00
if OPTS.tech_name == "freepdk45":
golden_data = {'delay_hl': [2.5614],
'delay_lh': [0.22929839999999999],
'leakage_power': 0.0020326,
'min_period': 4.844,
'read0_power': [0.0497676],
'read1_power': [0.0463576],
'slew_hl': [0.1119293],
'slew_lh': [0.0237043],
'write0_power': [0.0494321],
'write1_power': [0.0457268]}
2016-11-08 18:57:35 +01:00
elif OPTS.tech_name == "scn3me_subm":
golden_data = {'delay_hl': [6.473300000000001],
'delay_lh': [1.0442000000000002],
'leakage_power': 0.025569099999999997,
'min_period': 9.375,
'read0_power': [8.0248],
'read1_power': [7.5243],
'slew_hl': [6.266000000000001],
'slew_lh': [0.7857840999999999],
'write0_power': [7.7587],
'write1_power': [8.0425]}
2016-11-08 18:57:35 +01:00
else:
self.assertTrue(False) # other techs fail
# Check if no too many or too few results
self.assertTrue(len(data.keys())==len(golden_data.keys()))
self.assertTrue(self.check_golden_data(data,golden_data,0.25))
globals.end_openram()
2016-11-08 18:57:35 +01:00
# instantiate a copdsay of the class to actually run the test
if __name__ == "__main__":
(OPTS, args) = globals.parse_args()
del sys.argv[1:]
header(__file__, OPTS.tech_name)
unittest.main()