2016-11-08 18:57:35 +01:00
|
|
|
|
2018-02-01 02:37:16 +01:00
|
|
|
.SUBCKT write_driver din bl br en vdd gnd
|
2016-11-08 18:57:35 +01:00
|
|
|
*inverters for enable and data input
|
|
|
|
|
minP bl_bar din vdd vdd pmos_vtg w=360.000000n l=50.000000n
|
|
|
|
|
minN bl_bar din gnd gnd nmos_vtg w=180.000000n l=50.000000n
|
|
|
|
|
moutP wen_bar wen vdd vdd pmos_vtg w=360.000000n l=50.000000n
|
|
|
|
|
moutN wen_bar wen gnd gnd nmos_vtg w=180.000000n l=50.000000n
|
|
|
|
|
|
|
|
|
|
*tristate for BL
|
|
|
|
|
mout0P int1 bl_bar vdd vdd pmos_vtg w=360.000000n l=50.000000n
|
|
|
|
|
mout0P2 bl wen_bar int1 vdd pmos_vtg w=360.000000n l=50.000000n
|
|
|
|
|
mout0N bl wen int2 gnd nmos_vtg w=180.000000n l=50.000000n
|
|
|
|
|
mout0N2 int2 bl_bar gnd gnd nmos_vtg w=180.000000n l=50.000000n
|
|
|
|
|
|
|
|
|
|
*tristate for BR
|
|
|
|
|
mout1P int3 din vdd vdd pmos_vtg w=360.000000n l=50.000000n
|
|
|
|
|
mout1P2 br wen_bar int3 vdd pmos_vtg w=360.000000n l=50.000000n
|
|
|
|
|
mout1N br wen int4 gnd nmos_vtg w=180.000000n l=50.000000n
|
|
|
|
|
mout1N2 int4 din gnd gnd nmos_vtg w=180.000000n l=50.000000n
|
|
|
|
|
.ENDS write_driver
|
|
|
|
|
|
