luke
/
IHP-AnalogAcademy
mirror of https://github.com/IHP-GmbH/IHP-AnalogAcademy.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update README.md

This commit is contained in:
PhillipRambo 2026-02-09 15:21:04 +01:00 committed by GitHub
parent f32db971f4
commit 7174258188
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
modules/module_2_50GHz_MPA/part_4_layout_EMsims/README.md
View File

@ -381,12 +381,6 @@ Next, you will connect the S-parameter data for the core to your schematic. This
At this point, you are ready to simulate the behavior of the circuit. Once the simulation is complete, extract the data for the I/O currents and voltages, as described in the previous module. You can plot the data using the methods outlined in the previous steps. The Jupyter Lab files for this can be found in the **art_4_layout_EMsims/data_processing** folder.
For this circuit, the behavior with the core implemented is shown in the following plot:
<p align="center">
<img src=".media/Av_vs_IP_core.png" width="500" height="500" />
</p>
### Alternative Implementation with Subcircuit and Lumped Model
In the previous example, the S-parameter files were inserted directly using an S-parameter component in Qucs. While this is simple, it can sometimes lead to simulation convergence problems, especially for wideband or high-order EM data. An alternative and more stable approach is to replace the raw S-parameter block with a fitted lumped SPICE model generated from the same data.
@ -471,6 +465,11 @@ After saving, the schematic can be used as a reusable subcircuit block in higher
<p align="center">
<img src=".media/FINAL_BLOCK.png" width="500" height="400" />
</p>
<p align="center">
<img src=".media/FINAL_BLOCK_Settings.png" width="500" height="400" />
</p>
---