luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
18,230 Commits 132 Branches 68 Tags 54 MiB
Commit Graph

18230 Commits

Author SHA1 Message Date
Akash Levy 00a37bb318
Merge branch 'YosysHQ:main' into main 2025-02-07 14:25:02 -08:00
Martin Povišer fc88ea360e
Merge pull request #4876 from gadfort/segfault-lexer 
liberty expression lexer check if characters are found and use size if not for `pin()`
 2025-02-07 20:24:08 +01:00
Krystine Sherwin 819c3260ec
docs/rosette: Backend section body 2025-02-07 15:33:40 +13:00
Krystine Sherwin b02d2c633e
docs/rosette: Module section body 2025-02-07 15:09:06 +13:00
Krystine Sherwin 34c424be68
docs/rosette: Minor updates 
- Fixing typo
- Reference `write_functional_rosette`
- Adjusting/fixing diff sections
- Comment on why the `code-block:: diff` isn't a `literalinclude`
 2025-02-07 15:08:24 +13:00
Krystine Sherwin dc5a5b7bd1
docs/rosette: Regen rosette.diff 
This time from the actual source, which apparently means changing all of the spaces for tabs.
 2025-02-07 14:13:34 +13:00
Krystine Sherwin fa2d45a922
smtr: Refactor write back into _eval and _initial 
Easier for comparisons, and the structure still works.  (I don't remember why I moved away from it in the first place.)
 2025-02-07 13:58:09 +13:00
Akash Levy 7977d04148
Merge pull request #51 from alaindargelas/annotate_logic_depth 
Annotate logic depth
 2025-02-06 12:50:08 -08:00
Akash Levy 4e45a86e12
Merge branch 'YosysHQ:main' into main 2025-02-06 12:29:43 -08:00
Martin Povišer 772b9c0cfd
Merge pull request #4691 from hovind/experiments/extract-fa-fix 
extract_fa: Fix `xor3`/`xnor3` inversion bug
 2025-02-06 21:12:32 +01:00
Alain Dargelas bf96f94267 Annotate logic depth 2025-02-05 16:45:08 -08:00
Akash Levy 47aac95f64 Fix incdir, ydir, libext issues 2025-02-05 05:58:49 -08:00
Akash Levy 4a3dcc79c3
Merge branch 'YosysHQ:main' into main 2025-02-05 03:01:39 -08:00
Akash Levy 674075126b Clear selection in pass before doing anything 2025-02-04 23:01:13 -08:00
Akash Levy be77aad820 Add equiv_opt -post 2025-02-04 20:02:55 -08:00
github-actions[bot] ed5d9c8687 Bump version 2025-02-05 00:21:01 +00:00
Akash Levy 20c358bce2
Merge branch 'YosysHQ:main' into main 2025-02-04 10:27:16 -08:00
Martin Povišer f2d96cf616
Merge pull request #4000 from adrianparvino/alumacc-cmp-contravariance 
alumacc: alternative cmp unification implementation
 2025-02-04 17:06:39 +01:00
Martin Povišer b5752dfe16 alumacc: Fix missing signedness check 2025-02-04 13:05:53 +01:00
Adrian Parvin Ouano 23b3638c1e alumacc: alternative cmp unification implementation 2025-02-04 11:52:37 +01:00
github-actions[bot] 77af7962af Bump version 2025-02-04 00:20:30 +00:00
Krystine Sherwin d73c58fad1
docs/rosette: Sort, Struct, and PrintVisitor sections 2025-02-04 12:24:34 +13:00
Akash Levy 993b23e747 Merge upstream 2025-02-03 09:33:16 -08:00
Martin Povišer f0aaa5d419
Merge pull request #4845 from YosysHQ/catherine/ci-ubsan 
CI: Sanitize for undefined behavior
 2025-02-03 16:40:29 +01:00
Martin Povišer 212d2a6d6e lib/fst: Remove unaligned pointer access 2025-02-03 11:13:07 +01:00
Catherine f5c53a99e7 CI: Sanitize for undefined behavior. 2025-02-03 10:19:19 +01:00
Martin Povišer 92afe26d6b
Merge pull request #4879 from YosysHQ/krys/ub_fixes 
Fixing undefined behaviours
 2025-02-03 09:56:48 +01:00
alaindargelas 67a19613e5
Merge pull request #50 from alaindargelas/calc_fanout 
remove not needed code
 2025-01-31 16:27:23 -08:00
Alain Dargelas 4a1af2f780 remove not needed code 2025-01-31 16:26:17 -08:00
alaindargelas 9a11df11ae
Merge pull request #49 from alaindargelas/calc_fanout 
Calculate cell fanout (post-synthesis)
 2025-01-31 15:35:52 -08:00
Alain Dargelas 8213dd1dcf Code review 2025-01-31 15:29:33 -08:00
Alain Dargelas 4861aefcd8 Fix test 2025-01-31 13:28:48 -08:00
Alain Dargelas b4787c787f Calculate cell fanout (post-synthesis) 2025-01-31 10:17:34 -08:00
Akash Levy a96a433370
Merge branch 'YosysHQ:main' into main 2025-01-31 09:59:04 -08:00
N. Engelhardt 303a386ecc create duplicate IOFFs if multiple output ports are connected to the same register 2025-01-31 11:28:57 +01:00
Krystine Sherwin 0ec5f1b756
pmgen: Move passes out of pmgen folder 
- Techlib pmgens are now in relevant techlibs/*.
- `peepopt` pmgens are now in passes/opt.
- `test_pmgen` is still in passes/pmgen.
- Update `Makefile.inc` and `.gitignore` file(s) to match new `*_pm.h` location,
  as well as the `#include`s.
- Change default `%_pm.h` make target to `techlibs/%_pm.h` and move it to the
  top level Makefile.
- Update pmgen target to use `$(notdir $*)` (where `$*` is the part of the file
  name that matched the '%' in the target) instead of `$(subst _pm.h,,$(notdir
  $@))`.
 2025-01-31 15:18:28 +13:00
github-actions[bot] 18a7c00382 Bump version 2025-01-31 00:20:35 +00:00
KrystalDelusion 7050b3c992
Makefile: Add run-test.mk to clean 2025-01-31 12:30:25 +13:00
KrystalDelusion cf52cf3009
nowrshmsk: Check for stride==0 
log2(0) returns -inf, which gives undefined behaviour when casting to an int.  So catch the case when it's 0 just set the width to 0.
 2025-01-31 12:15:53 +13:00
KrystalDelusion 31b00b4c72
celledges: Use b_width_capped for left shifts 
`b_width_capped` already exists for preventing arithmetic overflow, limiting the value of `b_width` to 30.  This just changes the left shifts to also use it.
The caveat of incorrect results for extremely large values of `a_width` still applies, as does the improbability of that actually happening.
This fixes #4844 (or at least, the floating point exception; the circuit still isn't valid but I think that's fine).
 2025-01-31 11:03:33 +13:00
Akash Levy 66186f11fd
Merge branch 'YosysHQ:main' into main 2025-01-30 14:00:19 -08:00
Øystein Hovind ed076bc168 extract_fa: Invert xor3/xnor3 output when inverting majority3 input 2025-01-30 18:45:07 +01:00
Jannis Harder 40c690b030 extract_fa: Add test case 2025-01-30 18:45:06 +01:00
Emil J f445479374
Merge pull request #4878 from YosysHQ/emil/fix-wreduce-warning-in-pool 
wreduce: fix warning for deprecated IdString::in(pool<IdString>)
 2025-01-30 15:53:46 +01:00
Robin Ole Heinemann 0ab13924a5 write_verilog: log_abort on unhandled $check flavor 2025-01-30 14:18:02 +00:00
Robin Ole Heinemann 2f11dc87c9 write_verilog: emit $check cell names as labels 2025-01-30 14:18:02 +00:00
Emil J. Tywoniak c2691207df wreduce: fix warning for deprecated IdString::in(pool<IdString>) 2025-01-30 12:01:30 +01:00
github-actions[bot] 954250d1df Bump version 2025-01-30 00:20:17 +00:00
Peter Gadfort 9534f4ab80 check if characters are found and use size if not 2025-01-29 15:56:05 -05:00
Wanda 9d4630484f mailmap: fix up some identities. 2025-01-29 01:39:09 +01:00