64 lines
1.7 KiB
XML
64 lines
1.7 KiB
XML
v {xschem version=3.4.4 file_version=1.2
|
|
*
|
|
* This file is part of XSCHEM,
|
|
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
|
|
* simulation.
|
|
* Copyright (C) 1998-2023 Stefan Frederik Schippers
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
}
|
|
G {
|
|
|
|
a: process( G , D, RST )
|
|
begin
|
|
if( RST = '1') then
|
|
Q <= '0' after delay ;
|
|
QN <= '1' after delay ;
|
|
elsif ( G = '1' ) then
|
|
Q <= D after delay ;
|
|
QN <= not D after delay ;
|
|
end if ;
|
|
end process ;
|
|
|
|
}
|
|
V {reg iQ;
|
|
|
|
always @( D or G or RST) begin
|
|
|
|
if( RST ) begin
|
|
iQ <= 0;
|
|
end
|
|
else if(G) begin
|
|
iQ <= D;
|
|
end
|
|
|
|
end
|
|
|
|
assign #del Q = iQ;
|
|
assign #del QN = ~iQ;
|
|
}
|
|
S {}
|
|
E {}
|
|
C {opin.sym} 280 -320 0 0 {name=p5 lab=Q}
|
|
C {ipin.sym} 120 -320 0 0 {name=p2 lab=G}
|
|
C {use.sym} 70 -720 0 0 {------------------------------------------------
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use ieee.numeric_std.all;}
|
|
C {ipin.sym} 120 -440 0 0 {name=p14 lab=RST}
|
|
C {opin.sym} 280 -440 0 0 {name=p1 lab=QN}
|
|
C {title.sym} 160 -30 0 0 {name=l17}
|
|
C {ipin.sym} 120 -380 0 0 {name=p3 lab=D}
|