v {xschem version=3.4.4 file_version=1.2
*
* This file is part of XSCHEM,
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
* simulation.
* Copyright (C) 1998-2023 Stefan Frederik Schippers
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
}
G {}
K {type=vccs
format="@name @pinlist @value"
template="name=G1 value=1e-6"}
V {}
S {}
E {}
L 4 2.5 -22.5 7.5 -22.5 {}
L 4 5 -25 5 -20 {}
L 4 -20 -0 -0 -20 {}
L 4 -20 -0 -0 20 {}
L 4 -0 20 20 0 {}
L 4 0 -20 20 0 {}
L 4 -40 -20 -35 -20 {}
L 4 -30 -20 -25 -20 {}
L 4 -20 -20 -15 -20 {}
L 4 -40 20 -35 20 {}
L 4 -30 20 -25 20 {}
L 4 -20 20 -15 20 {}
L 4 0 20 0 30 {}
L 4 0 -30 0 -20 {}
L 4 -5 5 0 10 {}
L 4 -5 5 5 5 {}
L 4 0 10 5 5 {}
L 4 0 -5 0 5 {}
L 4 -37.5 -12.5 -32.5 -12.5 {}
L 4 -35 -15 -35 -10 {}
L 4 -37.5 12.5 -32.5 12.5 {}
B 5 -2.5 -32.5 2.5 -27.5 {name=p dir=inout}
B 5 -2.5 27.5 2.5 32.5 {name=m dir=inout}
B 5 -42.5 -22.5 -37.5 -17.5 {name=cp dir=in}
B 5 -42.5 17.5 -37.5 22.5 {name=cm dir=in}
T {@value} 20 5 0 0 0.2 0.2 {}
T {@name} 20 -17.5 0 0 0.2 0.2 {}
T {@#0:net_name} 5 -42.5 0 0 0.15 0.15 {layer=15}
T {@#1:net_name} 5 32.5 0 0 0.15 0.15 {layer=15}
T {@#2:net_name} -45 -32.5 0 1 0.15 0.15 {layer=15}
T {@#3:net_name} -45 22.5 0 1 0.15 0.15 {layer=15}
