sv2v/test/basic/multipack_tb.v

4 lines
45 B
Verilog

module top;
Example example();
endmodule