luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/basic/elab_task.sv

7 lines
87 B
Systemverilog
Raw Blame History

module top;
if (1 == 0)
wire foo;
else
$info("foo");
endmodule
Reference in New Issue View Git Blame Copy Permalink