sv2v/test/basic/attr.v

8 lines
121 B
Verilog

(* a=1 *) module top;
(* foo="bar" *) reg x;
initial begin
x = 1;
$display(x);
end
endmodule