This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
sv2v
mirror of
https://github.com/zachjs/sv2v.git
Watch
1
Star
0
Fork
You've already forked sv2v
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
5b4fdfe7df
sv2v
/
test
/
basic
/
attr.v
8 lines
121 B
Verilog
Raw
Blame
History
(
*
a
=
1
*
)
module
top
;
(
*
foo
=
"
bar
"
*
)
reg
x
;
initial
begin
x
=
1
;
$display
(
x
)
;
end
endmodule
Reference in New Issue
View Git Blame
Copy Permalink