sv2v/test/basic/elab_task.v

3 lines
22 B
Verilog
Raw Normal View History

module top;
endmodule