read_verilog ../generated/top.v
synth_xilinx -edif top.edif