read_verilog ./verilog/top.v
read_verilog ./verilog/VexRiscv.v
synth_xilinx -edif top.edif