../verilog/mem_1.init