From 01f77fd2b24aefd2b191d60f80fe2921940f2bfb Mon Sep 17 00:00:00 2001 From: Maciej Kurc Date: Thu, 13 Jun 2019 15:58:06 +0200 Subject: [PATCH] Added LiteX SoC project (VexRiscV + DRAM + Ethernet for Arty board) Signed-off-by: Maciej Kurc --- minitests/litex/.gitignore | 5 + minitests/litex/src.vivado/Makefile | 14 + minitests/litex/src.vivado/VexRiscv.v | 5760 +++++++++ minitests/litex/src.vivado/mem.init | 0 minitests/litex/src.vivado/mem_1.init | 0 minitests/litex/src.vivado/top.tcl | 27 + minitests/litex/src.vivado/top.v | 15070 ++++++++++++++++++++++++ minitests/litex/src.vivado/top.xdc | 297 + minitests/litex/src.yosys/Makefile | 19 + minitests/litex/src.yosys/VexRiscv.v | 5760 +++++++++ minitests/litex/src.yosys/mem.init | 0 minitests/litex/src.yosys/mem_1.init | 0 minitests/litex/src.yosys/synth.ys | 3 + minitests/litex/src.yosys/top.tcl | 26 + minitests/litex/src.yosys/top.v | 15070 ++++++++++++++++++++++++ minitests/litex/src.yosys/top.xdc | 297 + 16 files changed, 42348 insertions(+) create mode 100644 minitests/litex/.gitignore create mode 100644 minitests/litex/src.vivado/Makefile create mode 100644 minitests/litex/src.vivado/VexRiscv.v create mode 100644 minitests/litex/src.vivado/mem.init create mode 100644 minitests/litex/src.vivado/mem_1.init create mode 100644 minitests/litex/src.vivado/top.tcl create mode 100644 minitests/litex/src.vivado/top.v create mode 100644 minitests/litex/src.vivado/top.xdc create mode 100644 minitests/litex/src.yosys/Makefile create mode 100644 minitests/litex/src.yosys/VexRiscv.v create mode 100644 minitests/litex/src.yosys/mem.init create mode 100644 minitests/litex/src.yosys/mem_1.init create mode 100644 minitests/litex/src.yosys/synth.ys create mode 100644 minitests/litex/src.yosys/top.tcl create mode 100644 minitests/litex/src.yosys/top.v create mode 100644 minitests/litex/src.yosys/top.xdc diff --git a/minitests/litex/.gitignore b/minitests/litex/.gitignore new file mode 100644 index 00000000..3fc157a9 --- /dev/null +++ b/minitests/litex/.gitignore @@ -0,0 +1,5 @@ +*.bin +*.bit +*.edif +*.fasm +*.log diff --git a/minitests/litex/src.vivado/Makefile b/minitests/litex/src.vivado/Makefile new file mode 100644 index 00000000..97bcc33b --- /dev/null +++ b/minitests/litex/src.vivado/Makefile @@ -0,0 +1,14 @@ +VIVADO = /opt/Xilinx/Vivado/2017.2/bin/vivado + +all: top.bit + +clean: + @rm -f *.bit + @rm -rf build + +.PHONY: all clean + +top.bit: $(VIVADO) + mkdir -p build + cd build && $(VIVADO) -mode batch -source ../top.tcl -nojournal -tempDir build -log vivado.log -verbose + cp build/*.bit ./ diff --git a/minitests/litex/src.vivado/VexRiscv.v b/minitests/litex/src.vivado/VexRiscv.v new file mode 100644 index 00000000..596468d9 --- /dev/null +++ b/minitests/litex/src.vivado/VexRiscv.v @@ -0,0 +1,5760 @@ +// Generator : SpinalHDL v1.3.5 git head : f0505d24810c8661a24530409359554b7cfa271a +// Date : 09/06/2019, 12:33:14 +// Component : VexRiscv + + +`define Src1CtrlEnum_defaultEncoding_type [1:0] +`define Src1CtrlEnum_defaultEncoding_RS 2'b00 +`define Src1CtrlEnum_defaultEncoding_IMU 2'b01 +`define Src1CtrlEnum_defaultEncoding_PC_INCREMENT 2'b10 +`define Src1CtrlEnum_defaultEncoding_URS1 2'b11 + +`define AluBitwiseCtrlEnum_defaultEncoding_type [1:0] +`define AluBitwiseCtrlEnum_defaultEncoding_XOR_1 2'b00 +`define AluBitwiseCtrlEnum_defaultEncoding_OR_1 2'b01 +`define AluBitwiseCtrlEnum_defaultEncoding_AND_1 2'b10 + +`define EnvCtrlEnum_defaultEncoding_type [0:0] +`define EnvCtrlEnum_defaultEncoding_NONE 1'b0 +`define EnvCtrlEnum_defaultEncoding_XRET 1'b1 + +`define BranchCtrlEnum_defaultEncoding_type [1:0] +`define BranchCtrlEnum_defaultEncoding_INC 2'b00 +`define BranchCtrlEnum_defaultEncoding_B 2'b01 +`define BranchCtrlEnum_defaultEncoding_JAL 2'b10 +`define BranchCtrlEnum_defaultEncoding_JALR 2'b11 + +`define Src2CtrlEnum_defaultEncoding_type [1:0] +`define Src2CtrlEnum_defaultEncoding_RS 2'b00 +`define Src2CtrlEnum_defaultEncoding_IMI 2'b01 +`define Src2CtrlEnum_defaultEncoding_IMS 2'b10 +`define Src2CtrlEnum_defaultEncoding_PC 2'b11 + +`define AluCtrlEnum_defaultEncoding_type [1:0] +`define AluCtrlEnum_defaultEncoding_ADD_SUB 2'b00 +`define AluCtrlEnum_defaultEncoding_SLT_SLTU 2'b01 +`define AluCtrlEnum_defaultEncoding_BITWISE 2'b10 + +`define ShiftCtrlEnum_defaultEncoding_type [1:0] +`define ShiftCtrlEnum_defaultEncoding_DISABLE_1 2'b00 +`define ShiftCtrlEnum_defaultEncoding_SLL_1 2'b01 +`define ShiftCtrlEnum_defaultEncoding_SRL_1 2'b10 +`define ShiftCtrlEnum_defaultEncoding_SRA_1 2'b11 + +module InstructionCache ( + input io_flush, + input io_cpu_prefetch_isValid, + output reg io_cpu_prefetch_haltIt, + input [31:0] io_cpu_prefetch_pc, + input io_cpu_fetch_isValid, + input io_cpu_fetch_isStuck, + input io_cpu_fetch_isRemoved, + input [31:0] io_cpu_fetch_pc, + output [31:0] io_cpu_fetch_data, + input io_cpu_fetch_dataBypassValid, + input [31:0] io_cpu_fetch_dataBypass, + output io_cpu_fetch_mmuBus_cmd_isValid, + output [31:0] io_cpu_fetch_mmuBus_cmd_virtualAddress, + output io_cpu_fetch_mmuBus_cmd_bypassTranslation, + input [31:0] io_cpu_fetch_mmuBus_rsp_physicalAddress, + input io_cpu_fetch_mmuBus_rsp_isIoAccess, + input io_cpu_fetch_mmuBus_rsp_allowRead, + input io_cpu_fetch_mmuBus_rsp_allowWrite, + input io_cpu_fetch_mmuBus_rsp_allowExecute, + input io_cpu_fetch_mmuBus_rsp_exception, + input io_cpu_fetch_mmuBus_rsp_refilling, + output io_cpu_fetch_mmuBus_end, + input io_cpu_fetch_mmuBus_busy, + output [31:0] io_cpu_fetch_physicalAddress, + output io_cpu_fetch_haltIt, + input io_cpu_decode_isValid, + input io_cpu_decode_isStuck, + input [31:0] io_cpu_decode_pc, + output [31:0] io_cpu_decode_physicalAddress, + output [31:0] io_cpu_decode_data, + output io_cpu_decode_cacheMiss, + output io_cpu_decode_error, + output io_cpu_decode_mmuRefilling, + output io_cpu_decode_mmuException, + input io_cpu_decode_isUser, + input io_cpu_fill_valid, + input [31:0] io_cpu_fill_payload, + output io_mem_cmd_valid, + input io_mem_cmd_ready, + output [31:0] io_mem_cmd_payload_address, + output [2:0] io_mem_cmd_payload_size, + input io_mem_rsp_valid, + input [31:0] io_mem_rsp_payload_data, + input io_mem_rsp_payload_error, + input clk, + input reset); + reg [21:0] _zz_10_; + reg [31:0] _zz_11_; + wire _zz_12_; + wire _zz_13_; + wire [0:0] _zz_14_; + wire [0:0] _zz_15_; + wire [21:0] _zz_16_; + reg _zz_1_; + reg _zz_2_; + reg lineLoader_fire; + reg lineLoader_valid; + reg [31:0] lineLoader_address; + reg lineLoader_hadError; + reg lineLoader_flushPending; + reg [7:0] lineLoader_flushCounter; + reg _zz_3_; + reg lineLoader_cmdSent; + reg lineLoader_wayToAllocate_willIncrement; + wire lineLoader_wayToAllocate_willClear; + wire lineLoader_wayToAllocate_willOverflowIfInc; + wire lineLoader_wayToAllocate_willOverflow; + reg [2:0] lineLoader_wordIndex; + wire lineLoader_write_tag_0_valid; + wire [6:0] lineLoader_write_tag_0_payload_address; + wire lineLoader_write_tag_0_payload_data_valid; + wire lineLoader_write_tag_0_payload_data_error; + wire [19:0] lineLoader_write_tag_0_payload_data_address; + wire lineLoader_write_data_0_valid; + wire [9:0] lineLoader_write_data_0_payload_address; + wire [31:0] lineLoader_write_data_0_payload_data; + wire _zz_4_; + wire [6:0] _zz_5_; + wire _zz_6_; + wire fetchStage_read_waysValues_0_tag_valid; + wire fetchStage_read_waysValues_0_tag_error; + wire [19:0] fetchStage_read_waysValues_0_tag_address; + wire [21:0] _zz_7_; + wire [9:0] _zz_8_; + wire _zz_9_; + wire [31:0] fetchStage_read_waysValues_0_data; + wire fetchStage_hit_hits_0; + wire fetchStage_hit_valid; + wire fetchStage_hit_error; + wire [31:0] fetchStage_hit_data; + wire [31:0] fetchStage_hit_word; + reg [31:0] io_cpu_fetch_data_regNextWhen; + reg [31:0] decodeStage_mmuRsp_physicalAddress; + reg decodeStage_mmuRsp_isIoAccess; + reg decodeStage_mmuRsp_allowRead; + reg decodeStage_mmuRsp_allowWrite; + reg decodeStage_mmuRsp_allowExecute; + reg decodeStage_mmuRsp_exception; + reg decodeStage_mmuRsp_refilling; + reg decodeStage_hit_valid; + reg decodeStage_hit_error; + (* ram_style = "block" *) reg [21:0] ways_0_tags [0:127]; + (* ram_style = "block" *) reg [31:0] ways_0_datas [0:1023]; + assign _zz_12_ = (! lineLoader_flushCounter[7]); + assign _zz_13_ = (lineLoader_flushPending && (! (lineLoader_valid || io_cpu_fetch_isValid))); + assign _zz_14_ = _zz_7_[0 : 0]; + assign _zz_15_ = _zz_7_[1 : 1]; + assign _zz_16_ = {lineLoader_write_tag_0_payload_data_address,{lineLoader_write_tag_0_payload_data_error,lineLoader_write_tag_0_payload_data_valid}}; + always @ (posedge clk) begin + if(_zz_2_) begin + ways_0_tags[lineLoader_write_tag_0_payload_address] <= _zz_16_; + end + end + + always @ (posedge clk) begin + if(_zz_6_) begin + _zz_10_ <= ways_0_tags[_zz_5_]; + end + end + + always @ (posedge clk) begin + if(_zz_1_) begin + ways_0_datas[lineLoader_write_data_0_payload_address] <= lineLoader_write_data_0_payload_data; + end + end + + always @ (posedge clk) begin + if(_zz_9_) begin + _zz_11_ <= ways_0_datas[_zz_8_]; + end + end + + always @ (*) begin + _zz_1_ = 1'b0; + if(lineLoader_write_data_0_valid)begin + _zz_1_ = 1'b1; + end + end + + always @ (*) begin + _zz_2_ = 1'b0; + if(lineLoader_write_tag_0_valid)begin + _zz_2_ = 1'b1; + end + end + + assign io_cpu_fetch_haltIt = io_cpu_fetch_mmuBus_busy; + always @ (*) begin + lineLoader_fire = 1'b0; + if(io_mem_rsp_valid)begin + if((lineLoader_wordIndex == (3'b111)))begin + lineLoader_fire = 1'b1; + end + end + end + + always @ (*) begin + io_cpu_prefetch_haltIt = (lineLoader_valid || lineLoader_flushPending); + if(_zz_12_)begin + io_cpu_prefetch_haltIt = 1'b1; + end + if((! _zz_3_))begin + io_cpu_prefetch_haltIt = 1'b1; + end + if(io_flush)begin + io_cpu_prefetch_haltIt = 1'b1; + end + end + + assign io_mem_cmd_valid = (lineLoader_valid && (! lineLoader_cmdSent)); + assign io_mem_cmd_payload_address = {lineLoader_address[31 : 5],(5'b00000)}; + assign io_mem_cmd_payload_size = (3'b101); + always @ (*) begin + lineLoader_wayToAllocate_willIncrement = 1'b0; + if(lineLoader_fire)begin + lineLoader_wayToAllocate_willIncrement = 1'b1; + end + end + + assign lineLoader_wayToAllocate_willClear = 1'b0; + assign lineLoader_wayToAllocate_willOverflowIfInc = 1'b1; + assign lineLoader_wayToAllocate_willOverflow = (lineLoader_wayToAllocate_willOverflowIfInc && lineLoader_wayToAllocate_willIncrement); + assign _zz_4_ = 1'b1; + assign lineLoader_write_tag_0_valid = ((_zz_4_ && lineLoader_fire) || (! lineLoader_flushCounter[7])); + assign lineLoader_write_tag_0_payload_address = (lineLoader_flushCounter[7] ? lineLoader_address[11 : 5] : lineLoader_flushCounter[6 : 0]); + assign lineLoader_write_tag_0_payload_data_valid = lineLoader_flushCounter[7]; + assign lineLoader_write_tag_0_payload_data_error = (lineLoader_hadError || io_mem_rsp_payload_error); + assign lineLoader_write_tag_0_payload_data_address = lineLoader_address[31 : 12]; + assign lineLoader_write_data_0_valid = (io_mem_rsp_valid && _zz_4_); + assign lineLoader_write_data_0_payload_address = {lineLoader_address[11 : 5],lineLoader_wordIndex}; + assign lineLoader_write_data_0_payload_data = io_mem_rsp_payload_data; + assign _zz_5_ = io_cpu_prefetch_pc[11 : 5]; + assign _zz_6_ = (! io_cpu_fetch_isStuck); + assign _zz_7_ = _zz_10_; + assign fetchStage_read_waysValues_0_tag_valid = _zz_14_[0]; + assign fetchStage_read_waysValues_0_tag_error = _zz_15_[0]; + assign fetchStage_read_waysValues_0_tag_address = _zz_7_[21 : 2]; + assign _zz_8_ = io_cpu_prefetch_pc[11 : 2]; + assign _zz_9_ = (! io_cpu_fetch_isStuck); + assign fetchStage_read_waysValues_0_data = _zz_11_; + assign fetchStage_hit_hits_0 = (fetchStage_read_waysValues_0_tag_valid && (fetchStage_read_waysValues_0_tag_address == io_cpu_fetch_mmuBus_rsp_physicalAddress[31 : 12])); + assign fetchStage_hit_valid = (fetchStage_hit_hits_0 != (1'b0)); + assign fetchStage_hit_error = fetchStage_read_waysValues_0_tag_error; + assign fetchStage_hit_data = fetchStage_read_waysValues_0_data; + assign fetchStage_hit_word = fetchStage_hit_data[31 : 0]; + assign io_cpu_fetch_data = (io_cpu_fetch_dataBypassValid ? io_cpu_fetch_dataBypass : fetchStage_hit_word); + assign io_cpu_decode_data = io_cpu_fetch_data_regNextWhen; + assign io_cpu_fetch_mmuBus_cmd_isValid = io_cpu_fetch_isValid; + assign io_cpu_fetch_mmuBus_cmd_virtualAddress = io_cpu_fetch_pc; + assign io_cpu_fetch_mmuBus_cmd_bypassTranslation = 1'b0; + assign io_cpu_fetch_mmuBus_end = ((! io_cpu_fetch_isStuck) || io_cpu_fetch_isRemoved); + assign io_cpu_fetch_physicalAddress = io_cpu_fetch_mmuBus_rsp_physicalAddress; + assign io_cpu_decode_cacheMiss = (! decodeStage_hit_valid); + assign io_cpu_decode_error = decodeStage_hit_error; + assign io_cpu_decode_mmuRefilling = decodeStage_mmuRsp_refilling; + assign io_cpu_decode_mmuException = ((! decodeStage_mmuRsp_refilling) && (decodeStage_mmuRsp_exception || (! decodeStage_mmuRsp_allowExecute))); + assign io_cpu_decode_physicalAddress = decodeStage_mmuRsp_physicalAddress; + always @ (posedge clk) begin + if(reset) begin + lineLoader_valid <= 1'b0; + lineLoader_hadError <= 1'b0; + lineLoader_flushPending <= 1'b1; + lineLoader_cmdSent <= 1'b0; + lineLoader_wordIndex <= (3'b000); + end else begin + if(lineLoader_fire)begin + lineLoader_valid <= 1'b0; + end + if(lineLoader_fire)begin + lineLoader_hadError <= 1'b0; + end + if(io_cpu_fill_valid)begin + lineLoader_valid <= 1'b1; + end + if(io_flush)begin + lineLoader_flushPending <= 1'b1; + end + if(_zz_13_)begin + lineLoader_flushPending <= 1'b0; + end + if((io_mem_cmd_valid && io_mem_cmd_ready))begin + lineLoader_cmdSent <= 1'b1; + end + if(lineLoader_fire)begin + lineLoader_cmdSent <= 1'b0; + end + if(io_mem_rsp_valid)begin + lineLoader_wordIndex <= (lineLoader_wordIndex + (3'b001)); + if(io_mem_rsp_payload_error)begin + lineLoader_hadError <= 1'b1; + end + end + end + end + + always @ (posedge clk) begin + if(io_cpu_fill_valid)begin + lineLoader_address <= io_cpu_fill_payload; + end + if(_zz_12_)begin + lineLoader_flushCounter <= (lineLoader_flushCounter + (8'b00000001)); + end + _zz_3_ <= lineLoader_flushCounter[7]; + if(_zz_13_)begin + lineLoader_flushCounter <= (8'b00000000); + end + if((! io_cpu_decode_isStuck))begin + io_cpu_fetch_data_regNextWhen <= io_cpu_fetch_data; + end + if((! io_cpu_decode_isStuck))begin + decodeStage_mmuRsp_physicalAddress <= io_cpu_fetch_mmuBus_rsp_physicalAddress; + decodeStage_mmuRsp_isIoAccess <= io_cpu_fetch_mmuBus_rsp_isIoAccess; + decodeStage_mmuRsp_allowRead <= io_cpu_fetch_mmuBus_rsp_allowRead; + decodeStage_mmuRsp_allowWrite <= io_cpu_fetch_mmuBus_rsp_allowWrite; + decodeStage_mmuRsp_allowExecute <= io_cpu_fetch_mmuBus_rsp_allowExecute; + decodeStage_mmuRsp_exception <= io_cpu_fetch_mmuBus_rsp_exception; + decodeStage_mmuRsp_refilling <= io_cpu_fetch_mmuBus_rsp_refilling; + end + if((! io_cpu_decode_isStuck))begin + decodeStage_hit_valid <= fetchStage_hit_valid; + end + if((! io_cpu_decode_isStuck))begin + decodeStage_hit_error <= fetchStage_hit_error; + end + end + +endmodule + +module DataCache ( + input io_cpu_execute_isValid, + input [31:0] io_cpu_execute_address, + input io_cpu_execute_args_wr, + input [31:0] io_cpu_execute_args_data, + input [1:0] io_cpu_execute_args_size, + input io_cpu_memory_isValid, + input io_cpu_memory_isStuck, + input io_cpu_memory_isRemoved, + output io_cpu_memory_isWrite, + input [31:0] io_cpu_memory_address, + output io_cpu_memory_mmuBus_cmd_isValid, + output [31:0] io_cpu_memory_mmuBus_cmd_virtualAddress, + output io_cpu_memory_mmuBus_cmd_bypassTranslation, + input [31:0] io_cpu_memory_mmuBus_rsp_physicalAddress, + input io_cpu_memory_mmuBus_rsp_isIoAccess, + input io_cpu_memory_mmuBus_rsp_allowRead, + input io_cpu_memory_mmuBus_rsp_allowWrite, + input io_cpu_memory_mmuBus_rsp_allowExecute, + input io_cpu_memory_mmuBus_rsp_exception, + input io_cpu_memory_mmuBus_rsp_refilling, + output io_cpu_memory_mmuBus_end, + input io_cpu_memory_mmuBus_busy, + input io_cpu_writeBack_isValid, + input io_cpu_writeBack_isStuck, + input io_cpu_writeBack_isUser, + output reg io_cpu_writeBack_haltIt, + output io_cpu_writeBack_isWrite, + output reg [31:0] io_cpu_writeBack_data, + input [31:0] io_cpu_writeBack_address, + output io_cpu_writeBack_mmuException, + output io_cpu_writeBack_unalignedAccess, + output reg io_cpu_writeBack_accessError, + output reg io_cpu_redo, + input io_cpu_flush_valid, + output reg io_cpu_flush_ready, + output reg io_mem_cmd_valid, + input io_mem_cmd_ready, + output reg io_mem_cmd_payload_wr, + output reg [31:0] io_mem_cmd_payload_address, + output [31:0] io_mem_cmd_payload_data, + output [3:0] io_mem_cmd_payload_mask, + output reg [2:0] io_mem_cmd_payload_length, + output reg io_mem_cmd_payload_last, + input io_mem_rsp_valid, + input [31:0] io_mem_rsp_payload_data, + input io_mem_rsp_payload_error, + input clk, + input reset); + reg [21:0] _zz_10_; + reg [31:0] _zz_11_; + wire _zz_12_; + wire _zz_13_; + wire _zz_14_; + wire _zz_15_; + wire _zz_16_; + wire _zz_17_; + wire [0:0] _zz_18_; + wire [0:0] _zz_19_; + wire [0:0] _zz_20_; + wire [2:0] _zz_21_; + wire [1:0] _zz_22_; + wire [21:0] _zz_23_; + reg _zz_1_; + reg _zz_2_; + wire haltCpu; + reg tagsReadCmd_valid; + reg [6:0] tagsReadCmd_payload; + reg tagsWriteCmd_valid; + reg [0:0] tagsWriteCmd_payload_way; + reg [6:0] tagsWriteCmd_payload_address; + reg tagsWriteCmd_payload_data_valid; + reg tagsWriteCmd_payload_data_error; + reg [19:0] tagsWriteCmd_payload_data_address; + reg tagsWriteLastCmd_valid; + reg [0:0] tagsWriteLastCmd_payload_way; + reg [6:0] tagsWriteLastCmd_payload_address; + reg tagsWriteLastCmd_payload_data_valid; + reg tagsWriteLastCmd_payload_data_error; + reg [19:0] tagsWriteLastCmd_payload_data_address; + reg dataReadCmd_valid; + reg [9:0] dataReadCmd_payload; + reg dataWriteCmd_valid; + reg [0:0] dataWriteCmd_payload_way; + reg [9:0] dataWriteCmd_payload_address; + reg [31:0] dataWriteCmd_payload_data; + reg [3:0] dataWriteCmd_payload_mask; + wire _zz_3_; + wire ways_0_tagsReadRsp_valid; + wire ways_0_tagsReadRsp_error; + wire [19:0] ways_0_tagsReadRsp_address; + wire [21:0] _zz_4_; + wire _zz_5_; + wire [31:0] ways_0_dataReadRsp; + reg [3:0] _zz_6_; + wire [3:0] stage0_mask; + wire [0:0] stage0_colisions; + reg stageA_request_wr; + reg [31:0] stageA_request_data; + reg [1:0] stageA_request_size; + reg [3:0] stageA_mask; + wire stageA_wayHits_0; + reg [0:0] stage0_colisions_regNextWhen; + wire [0:0] _zz_7_; + wire [0:0] stageA_colisions; + reg stageB_request_wr; + reg [31:0] stageB_request_data; + reg [1:0] stageB_request_size; + reg stageB_mmuRspFreeze; + reg [31:0] stageB_mmuRsp_physicalAddress; + reg stageB_mmuRsp_isIoAccess; + reg stageB_mmuRsp_allowRead; + reg stageB_mmuRsp_allowWrite; + reg stageB_mmuRsp_allowExecute; + reg stageB_mmuRsp_exception; + reg stageB_mmuRsp_refilling; + reg stageB_tagsReadRsp_0_valid; + reg stageB_tagsReadRsp_0_error; + reg [19:0] stageB_tagsReadRsp_0_address; + reg [31:0] stageB_dataReadRsp_0; + wire [0:0] _zz_8_; + reg [0:0] stageB_waysHits; + wire stageB_waysHit; + wire [31:0] stageB_dataMux; + reg [3:0] stageB_mask; + reg [0:0] stageB_colisions; + reg stageB_loaderValid; + reg stageB_flusher_valid; + wire [31:0] stageB_requestDataBypass; + wire stageB_isAmo; + reg stageB_memCmdSent; + wire [0:0] _zz_9_; + reg loader_valid; + reg loader_counter_willIncrement; + wire loader_counter_willClear; + reg [2:0] loader_counter_valueNext; + reg [2:0] loader_counter_value; + wire loader_counter_willOverflowIfInc; + wire loader_counter_willOverflow; + reg [0:0] loader_waysAllocator; + reg loader_error; + (* ram_style = "block" *) reg [21:0] ways_0_tags [0:127]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol0 [0:1023]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol1 [0:1023]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol2 [0:1023]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol3 [0:1023]; + reg [7:0] _zz_24_; + reg [7:0] _zz_25_; + reg [7:0] _zz_26_; + reg [7:0] _zz_27_; + assign _zz_12_ = (io_cpu_execute_isValid && (! io_cpu_memory_isStuck)); + assign _zz_13_ = (((stageB_mmuRsp_refilling || io_cpu_writeBack_accessError) || io_cpu_writeBack_mmuException) || io_cpu_writeBack_unalignedAccess); + assign _zz_14_ = (stageB_waysHit || (stageB_request_wr && (! stageB_isAmo))); + assign _zz_15_ = (loader_valid && io_mem_rsp_valid); + assign _zz_16_ = ((((io_cpu_flush_valid && (! io_cpu_execute_isValid)) && (! io_cpu_memory_isValid)) && (! io_cpu_writeBack_isValid)) && (! io_cpu_redo)); + assign _zz_17_ = ((! io_cpu_writeBack_isStuck) && (! stageB_mmuRspFreeze)); + assign _zz_18_ = _zz_4_[0 : 0]; + assign _zz_19_ = _zz_4_[1 : 1]; + assign _zz_20_ = loader_counter_willIncrement; + assign _zz_21_ = {2'd0, _zz_20_}; + assign _zz_22_ = {loader_waysAllocator,loader_waysAllocator[0]}; + assign _zz_23_ = {tagsWriteCmd_payload_data_address,{tagsWriteCmd_payload_data_error,tagsWriteCmd_payload_data_valid}}; + always @ (posedge clk) begin + if(_zz_2_) begin + ways_0_tags[tagsWriteCmd_payload_address] <= _zz_23_; + end + end + + always @ (posedge clk) begin + if(_zz_3_) begin + _zz_10_ <= ways_0_tags[tagsReadCmd_payload]; + end + end + + always @ (*) begin + _zz_11_ = {_zz_27_, _zz_26_, _zz_25_, _zz_24_}; + end + always @ (posedge clk) begin + if(dataWriteCmd_payload_mask[0] && _zz_1_) begin + ways_0_data_symbol0[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[7 : 0]; + end + if(dataWriteCmd_payload_mask[1] && _zz_1_) begin + ways_0_data_symbol1[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[15 : 8]; + end + if(dataWriteCmd_payload_mask[2] && _zz_1_) begin + ways_0_data_symbol2[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[23 : 16]; + end + if(dataWriteCmd_payload_mask[3] && _zz_1_) begin + ways_0_data_symbol3[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[31 : 24]; + end + end + + always @ (posedge clk) begin + if(_zz_5_) begin + _zz_24_ <= ways_0_data_symbol0[dataReadCmd_payload]; + _zz_25_ <= ways_0_data_symbol1[dataReadCmd_payload]; + _zz_26_ <= ways_0_data_symbol2[dataReadCmd_payload]; + _zz_27_ <= ways_0_data_symbol3[dataReadCmd_payload]; + end + end + + always @ (*) begin + _zz_1_ = 1'b0; + if((dataWriteCmd_valid && dataWriteCmd_payload_way[0]))begin + _zz_1_ = 1'b1; + end + end + + always @ (*) begin + _zz_2_ = 1'b0; + if((tagsWriteCmd_valid && tagsWriteCmd_payload_way[0]))begin + _zz_2_ = 1'b1; + end + end + + assign haltCpu = 1'b0; + assign _zz_3_ = (tagsReadCmd_valid && (! io_cpu_memory_isStuck)); + assign _zz_4_ = _zz_10_; + assign ways_0_tagsReadRsp_valid = _zz_18_[0]; + assign ways_0_tagsReadRsp_error = _zz_19_[0]; + assign ways_0_tagsReadRsp_address = _zz_4_[21 : 2]; + assign _zz_5_ = (dataReadCmd_valid && (! io_cpu_memory_isStuck)); + assign ways_0_dataReadRsp = _zz_11_; + always @ (*) begin + tagsReadCmd_valid = 1'b0; + if(_zz_12_)begin + tagsReadCmd_valid = 1'b1; + end + end + + always @ (*) begin + tagsReadCmd_payload = (7'bxxxxxxx); + if(_zz_12_)begin + tagsReadCmd_payload = io_cpu_execute_address[11 : 5]; + end + end + + always @ (*) begin + dataReadCmd_valid = 1'b0; + if(_zz_12_)begin + dataReadCmd_valid = 1'b1; + end + end + + always @ (*) begin + dataReadCmd_payload = (10'bxxxxxxxxxx); + if(_zz_12_)begin + dataReadCmd_payload = io_cpu_execute_address[11 : 2]; + end + end + + always @ (*) begin + tagsWriteCmd_valid = 1'b0; + if(stageB_flusher_valid)begin + tagsWriteCmd_valid = stageB_flusher_valid; + end + if(_zz_13_)begin + tagsWriteCmd_valid = 1'b0; + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_valid = 1'b1; + end + end + + always @ (*) begin + tagsWriteCmd_payload_way = (1'bx); + if(stageB_flusher_valid)begin + tagsWriteCmd_payload_way = (1'b1); + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_way = loader_waysAllocator; + end + end + + always @ (*) begin + tagsWriteCmd_payload_address = (7'bxxxxxxx); + if(stageB_flusher_valid)begin + tagsWriteCmd_payload_address = stageB_mmuRsp_physicalAddress[11 : 5]; + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_address = stageB_mmuRsp_physicalAddress[11 : 5]; + end + end + + always @ (*) begin + tagsWriteCmd_payload_data_valid = 1'bx; + if(stageB_flusher_valid)begin + tagsWriteCmd_payload_data_valid = 1'b0; + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_data_valid = 1'b1; + end + end + + always @ (*) begin + tagsWriteCmd_payload_data_error = 1'bx; + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_data_error = (loader_error || io_mem_rsp_payload_error); + end + end + + always @ (*) begin + tagsWriteCmd_payload_data_address = (20'bxxxxxxxxxxxxxxxxxxxx); + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_data_address = stageB_mmuRsp_physicalAddress[31 : 12]; + end + end + + always @ (*) begin + dataWriteCmd_valid = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + if((stageB_request_wr && stageB_waysHit))begin + dataWriteCmd_valid = 1'b1; + end + end + end + end + if(_zz_13_)begin + dataWriteCmd_valid = 1'b0; + end + if(_zz_15_)begin + dataWriteCmd_valid = 1'b1; + end + end + + always @ (*) begin + dataWriteCmd_payload_way = (1'bx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_way = stageB_waysHits; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_way = loader_waysAllocator; + end + end + + always @ (*) begin + dataWriteCmd_payload_address = (10'bxxxxxxxxxx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_address = stageB_mmuRsp_physicalAddress[11 : 2]; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_address = {stageB_mmuRsp_physicalAddress[11 : 5],loader_counter_value}; + end + end + + always @ (*) begin + dataWriteCmd_payload_data = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_data = stageB_requestDataBypass; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_data = io_mem_rsp_payload_data; + end + end + + always @ (*) begin + dataWriteCmd_payload_mask = (4'bxxxx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_mask = stageB_mask; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_mask = (4'b1111); + end + end + + always @ (*) begin + case(io_cpu_execute_args_size) + 2'b00 : begin + _zz_6_ = (4'b0001); + end + 2'b01 : begin + _zz_6_ = (4'b0011); + end + default : begin + _zz_6_ = (4'b1111); + end + endcase + end + + assign stage0_mask = (_zz_6_ <<< io_cpu_execute_address[1 : 0]); + assign stage0_colisions[0] = (((dataWriteCmd_valid && dataWriteCmd_payload_way[0]) && (dataWriteCmd_payload_address == io_cpu_execute_address[11 : 2])) && ((stage0_mask & dataWriteCmd_payload_mask) != (4'b0000))); + assign io_cpu_memory_mmuBus_cmd_isValid = io_cpu_memory_isValid; + assign io_cpu_memory_mmuBus_cmd_virtualAddress = io_cpu_memory_address; + assign io_cpu_memory_mmuBus_cmd_bypassTranslation = 1'b0; + assign io_cpu_memory_mmuBus_end = ((! io_cpu_memory_isStuck) || io_cpu_memory_isRemoved); + assign io_cpu_memory_isWrite = stageA_request_wr; + assign stageA_wayHits_0 = ((io_cpu_memory_mmuBus_rsp_physicalAddress[31 : 12] == ways_0_tagsReadRsp_address) && ways_0_tagsReadRsp_valid); + assign _zz_7_[0] = (((dataWriteCmd_valid && dataWriteCmd_payload_way[0]) && (dataWriteCmd_payload_address == io_cpu_memory_address[11 : 2])) && ((stageA_mask & dataWriteCmd_payload_mask) != (4'b0000))); + assign stageA_colisions = (stage0_colisions_regNextWhen | _zz_7_); + always @ (*) begin + stageB_mmuRspFreeze = 1'b0; + if((stageB_loaderValid || loader_valid))begin + stageB_mmuRspFreeze = 1'b1; + end + end + + assign _zz_8_[0] = stageA_wayHits_0; + assign stageB_waysHit = (stageB_waysHits != (1'b0)); + assign stageB_dataMux = stageB_dataReadRsp_0; + always @ (*) begin + stageB_loaderValid = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(! _zz_14_) begin + if(io_mem_cmd_ready)begin + stageB_loaderValid = 1'b1; + end + end + end + end + if(_zz_13_)begin + stageB_loaderValid = 1'b0; + end + end + + always @ (*) begin + io_cpu_writeBack_haltIt = io_cpu_writeBack_isValid; + if(stageB_flusher_valid)begin + io_cpu_writeBack_haltIt = 1'b1; + end + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + if((stageB_request_wr ? io_mem_cmd_ready : io_mem_rsp_valid))begin + io_cpu_writeBack_haltIt = 1'b0; + end + end else begin + if(_zz_14_)begin + if(((! stageB_request_wr) || io_mem_cmd_ready))begin + io_cpu_writeBack_haltIt = 1'b0; + end + end + end + end + if(_zz_13_)begin + io_cpu_writeBack_haltIt = 1'b0; + end + end + + always @ (*) begin + io_cpu_flush_ready = 1'b0; + if(_zz_16_)begin + io_cpu_flush_ready = 1'b1; + end + end + + assign stageB_requestDataBypass = stageB_request_data; + assign stageB_isAmo = 1'b0; + always @ (*) begin + io_cpu_redo = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + if((((! stageB_request_wr) || stageB_isAmo) && ((stageB_colisions & stageB_waysHits) != (1'b0))))begin + io_cpu_redo = 1'b1; + end + end + end + end + if((io_cpu_writeBack_isValid && stageB_mmuRsp_refilling))begin + io_cpu_redo = 1'b1; + end + if(loader_valid)begin + io_cpu_redo = 1'b1; + end + end + + always @ (*) begin + io_cpu_writeBack_accessError = 1'b0; + if(stageB_mmuRsp_isIoAccess)begin + io_cpu_writeBack_accessError = (io_mem_rsp_valid && io_mem_rsp_payload_error); + end else begin + io_cpu_writeBack_accessError = ((stageB_waysHits & _zz_9_) != (1'b0)); + end + end + + assign io_cpu_writeBack_mmuException = (io_cpu_writeBack_isValid && ((stageB_mmuRsp_exception || ((! stageB_mmuRsp_allowWrite) && stageB_request_wr)) || ((! stageB_mmuRsp_allowRead) && ((! stageB_request_wr) || stageB_isAmo)))); + assign io_cpu_writeBack_unalignedAccess = (io_cpu_writeBack_isValid && (((stageB_request_size == (2'b10)) && (stageB_mmuRsp_physicalAddress[1 : 0] != (2'b00))) || ((stageB_request_size == (2'b01)) && (stageB_mmuRsp_physicalAddress[0 : 0] != (1'b0))))); + assign io_cpu_writeBack_isWrite = stageB_request_wr; + always @ (*) begin + io_mem_cmd_valid = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_valid = (! stageB_memCmdSent); + end else begin + if(_zz_14_)begin + if(stageB_request_wr)begin + io_mem_cmd_valid = 1'b1; + end + end else begin + if((! stageB_memCmdSent))begin + io_mem_cmd_valid = 1'b1; + end + end + end + end + if(_zz_13_)begin + io_mem_cmd_valid = 1'b0; + end + end + + always @ (*) begin + io_mem_cmd_payload_address = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_payload_address = {stageB_mmuRsp_physicalAddress[31 : 2],(2'b00)}; + end else begin + if(_zz_14_)begin + io_mem_cmd_payload_address = {stageB_mmuRsp_physicalAddress[31 : 2],(2'b00)}; + end else begin + io_mem_cmd_payload_address = {stageB_mmuRsp_physicalAddress[31 : 5],(5'b00000)}; + end + end + end + end + + always @ (*) begin + io_mem_cmd_payload_length = (3'bxxx); + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_payload_length = (3'b000); + end else begin + if(_zz_14_)begin + io_mem_cmd_payload_length = (3'b000); + end else begin + io_mem_cmd_payload_length = (3'b111); + end + end + end + end + + always @ (*) begin + io_mem_cmd_payload_last = 1'bx; + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_payload_last = 1'b1; + end else begin + if(_zz_14_)begin + io_mem_cmd_payload_last = 1'b1; + end else begin + io_mem_cmd_payload_last = 1'b1; + end + end + end + end + + always @ (*) begin + io_mem_cmd_payload_wr = stageB_request_wr; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(! _zz_14_) begin + io_mem_cmd_payload_wr = 1'b0; + end + end + end + end + + assign io_mem_cmd_payload_mask = stageB_mask; + assign io_mem_cmd_payload_data = stageB_requestDataBypass; + always @ (*) begin + if(stageB_mmuRsp_isIoAccess)begin + io_cpu_writeBack_data = io_mem_rsp_payload_data; + end else begin + io_cpu_writeBack_data = stageB_dataMux; + end + end + + assign _zz_9_[0] = stageB_tagsReadRsp_0_error; + always @ (*) begin + loader_counter_willIncrement = 1'b0; + if(_zz_15_)begin + loader_counter_willIncrement = 1'b1; + end + end + + assign loader_counter_willClear = 1'b0; + assign loader_counter_willOverflowIfInc = (loader_counter_value == (3'b111)); + assign loader_counter_willOverflow = (loader_counter_willOverflowIfInc && loader_counter_willIncrement); + always @ (*) begin + loader_counter_valueNext = (loader_counter_value + _zz_21_); + if(loader_counter_willClear)begin + loader_counter_valueNext = (3'b000); + end + end + + always @ (posedge clk) begin + tagsWriteLastCmd_valid <= tagsWriteCmd_valid; + tagsWriteLastCmd_payload_way <= tagsWriteCmd_payload_way; + tagsWriteLastCmd_payload_address <= tagsWriteCmd_payload_address; + tagsWriteLastCmd_payload_data_valid <= tagsWriteCmd_payload_data_valid; + tagsWriteLastCmd_payload_data_error <= tagsWriteCmd_payload_data_error; + tagsWriteLastCmd_payload_data_address <= tagsWriteCmd_payload_data_address; + if((! io_cpu_memory_isStuck))begin + stageA_request_wr <= io_cpu_execute_args_wr; + stageA_request_data <= io_cpu_execute_args_data; + stageA_request_size <= io_cpu_execute_args_size; + end + if((! io_cpu_memory_isStuck))begin + stageA_mask <= stage0_mask; + end + if((! io_cpu_memory_isStuck))begin + stage0_colisions_regNextWhen <= stage0_colisions; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_request_wr <= stageA_request_wr; + stageB_request_data <= stageA_request_data; + stageB_request_size <= stageA_request_size; + end + if(_zz_17_)begin + stageB_mmuRsp_isIoAccess <= io_cpu_memory_mmuBus_rsp_isIoAccess; + stageB_mmuRsp_allowRead <= io_cpu_memory_mmuBus_rsp_allowRead; + stageB_mmuRsp_allowWrite <= io_cpu_memory_mmuBus_rsp_allowWrite; + stageB_mmuRsp_allowExecute <= io_cpu_memory_mmuBus_rsp_allowExecute; + stageB_mmuRsp_exception <= io_cpu_memory_mmuBus_rsp_exception; + stageB_mmuRsp_refilling <= io_cpu_memory_mmuBus_rsp_refilling; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_tagsReadRsp_0_valid <= ways_0_tagsReadRsp_valid; + stageB_tagsReadRsp_0_error <= ways_0_tagsReadRsp_error; + stageB_tagsReadRsp_0_address <= ways_0_tagsReadRsp_address; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_dataReadRsp_0 <= ways_0_dataReadRsp; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_waysHits <= _zz_8_; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_mask <= stageA_mask; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_colisions <= stageA_colisions; + end + if(!(! ((io_cpu_writeBack_isValid && (! io_cpu_writeBack_haltIt)) && io_cpu_writeBack_isStuck))) begin + $display("ERROR writeBack stuck by another plugin is not allowed"); + end + end + + always @ (posedge clk) begin + if(reset) begin + stageB_flusher_valid <= 1'b1; + stageB_mmuRsp_physicalAddress <= (32'b00000000000000000000000000000000); + stageB_memCmdSent <= 1'b0; + loader_valid <= 1'b0; + loader_counter_value <= (3'b000); + loader_waysAllocator <= (1'b1); + loader_error <= 1'b0; + end else begin + if(_zz_17_)begin + stageB_mmuRsp_physicalAddress <= io_cpu_memory_mmuBus_rsp_physicalAddress; + end + if(stageB_flusher_valid)begin + if((stageB_mmuRsp_physicalAddress[11 : 5] != (7'b1111111)))begin + stageB_mmuRsp_physicalAddress[11 : 5] <= (stageB_mmuRsp_physicalAddress[11 : 5] + (7'b0000001)); + end else begin + stageB_flusher_valid <= 1'b0; + end + end + if(_zz_16_)begin + stageB_mmuRsp_physicalAddress[11 : 5] <= (7'b0000000); + stageB_flusher_valid <= 1'b1; + end + if(io_mem_cmd_ready)begin + stageB_memCmdSent <= 1'b1; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_memCmdSent <= 1'b0; + end + if(stageB_loaderValid)begin + loader_valid <= 1'b1; + end + loader_counter_value <= loader_counter_valueNext; + if(_zz_15_)begin + loader_error <= (loader_error || io_mem_rsp_payload_error); + end + if(loader_counter_willOverflow)begin + loader_valid <= 1'b0; + loader_waysAllocator <= _zz_22_[0:0]; + loader_error <= 1'b0; + end + end + end + +endmodule + +module VexRiscv ( + input [31:0] externalResetVector, + input timerInterrupt, + input softwareInterrupt, + input [31:0] externalInterruptArray, + output reg iBusWishbone_CYC, + output reg iBusWishbone_STB, + input iBusWishbone_ACK, + output iBusWishbone_WE, + output [29:0] iBusWishbone_ADR, + input [31:0] iBusWishbone_DAT_MISO, + output [31:0] iBusWishbone_DAT_MOSI, + output [3:0] iBusWishbone_SEL, + input iBusWishbone_ERR, + output [1:0] iBusWishbone_BTE, + output [2:0] iBusWishbone_CTI, + output dBusWishbone_CYC, + output dBusWishbone_STB, + input dBusWishbone_ACK, + output dBusWishbone_WE, + output [29:0] dBusWishbone_ADR, + input [31:0] dBusWishbone_DAT_MISO, + output [31:0] dBusWishbone_DAT_MOSI, + output [3:0] dBusWishbone_SEL, + input dBusWishbone_ERR, + output [1:0] dBusWishbone_BTE, + output [2:0] dBusWishbone_CTI, + input clk, + input reset); + wire _zz_221_; + wire _zz_222_; + wire _zz_223_; + wire _zz_224_; + wire _zz_225_; + wire [31:0] _zz_226_; + wire _zz_227_; + wire _zz_228_; + wire _zz_229_; + reg _zz_230_; + wire _zz_231_; + wire [31:0] _zz_232_; + wire _zz_233_; + wire [31:0] _zz_234_; + reg _zz_235_; + wire _zz_236_; + wire _zz_237_; + wire [31:0] _zz_238_; + wire _zz_239_; + wire _zz_240_; + reg [31:0] _zz_241_; + reg [31:0] _zz_242_; + reg [31:0] _zz_243_; + wire IBusCachedPlugin_cache_io_cpu_prefetch_haltIt; + wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_data; + wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress; + wire IBusCachedPlugin_cache_io_cpu_fetch_haltIt; + wire IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid; + wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress; + wire IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation; + wire IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_end; + wire IBusCachedPlugin_cache_io_cpu_decode_error; + wire IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling; + wire IBusCachedPlugin_cache_io_cpu_decode_mmuException; + wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data; + wire IBusCachedPlugin_cache_io_cpu_decode_cacheMiss; + wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_physicalAddress; + wire IBusCachedPlugin_cache_io_mem_cmd_valid; + wire [31:0] IBusCachedPlugin_cache_io_mem_cmd_payload_address; + wire [2:0] IBusCachedPlugin_cache_io_mem_cmd_payload_size; + wire dataCache_1__io_cpu_memory_isWrite; + wire dataCache_1__io_cpu_memory_mmuBus_cmd_isValid; + wire [31:0] dataCache_1__io_cpu_memory_mmuBus_cmd_virtualAddress; + wire dataCache_1__io_cpu_memory_mmuBus_cmd_bypassTranslation; + wire dataCache_1__io_cpu_memory_mmuBus_end; + wire dataCache_1__io_cpu_writeBack_haltIt; + wire [31:0] dataCache_1__io_cpu_writeBack_data; + wire dataCache_1__io_cpu_writeBack_mmuException; + wire dataCache_1__io_cpu_writeBack_unalignedAccess; + wire dataCache_1__io_cpu_writeBack_accessError; + wire dataCache_1__io_cpu_writeBack_isWrite; + wire dataCache_1__io_cpu_flush_ready; + wire dataCache_1__io_cpu_redo; + wire dataCache_1__io_mem_cmd_valid; + wire dataCache_1__io_mem_cmd_payload_wr; + wire [31:0] dataCache_1__io_mem_cmd_payload_address; + wire [31:0] dataCache_1__io_mem_cmd_payload_data; + wire [3:0] dataCache_1__io_mem_cmd_payload_mask; + wire [2:0] dataCache_1__io_mem_cmd_payload_length; + wire dataCache_1__io_mem_cmd_payload_last; + wire _zz_244_; + wire _zz_245_; + wire _zz_246_; + wire _zz_247_; + wire _zz_248_; + wire _zz_249_; + wire _zz_250_; + wire _zz_251_; + wire _zz_252_; + wire _zz_253_; + wire _zz_254_; + wire _zz_255_; + wire _zz_256_; + wire _zz_257_; + wire [1:0] _zz_258_; + wire _zz_259_; + wire _zz_260_; + wire _zz_261_; + wire _zz_262_; + wire _zz_263_; + wire _zz_264_; + wire _zz_265_; + wire _zz_266_; + wire [1:0] _zz_267_; + wire _zz_268_; + wire _zz_269_; + wire _zz_270_; + wire _zz_271_; + wire _zz_272_; + wire _zz_273_; + wire _zz_274_; + wire [1:0] _zz_275_; + wire _zz_276_; + wire [1:0] _zz_277_; + wire [4:0] _zz_278_; + wire [2:0] _zz_279_; + wire [31:0] _zz_280_; + wire [11:0] _zz_281_; + wire [31:0] _zz_282_; + wire [19:0] _zz_283_; + wire [11:0] _zz_284_; + wire [31:0] _zz_285_; + wire [31:0] _zz_286_; + wire [19:0] _zz_287_; + wire [11:0] _zz_288_; + wire [2:0] _zz_289_; + wire [2:0] _zz_290_; + wire [0:0] _zz_291_; + wire [0:0] _zz_292_; + wire [0:0] _zz_293_; + wire [0:0] _zz_294_; + wire [0:0] _zz_295_; + wire [0:0] _zz_296_; + wire [0:0] _zz_297_; + wire [0:0] _zz_298_; + wire [0:0] _zz_299_; + wire [0:0] _zz_300_; + wire [0:0] _zz_301_; + wire [0:0] _zz_302_; + wire [0:0] _zz_303_; + wire [0:0] _zz_304_; + wire [0:0] _zz_305_; + wire [0:0] _zz_306_; + wire [0:0] _zz_307_; + wire [0:0] _zz_308_; + wire [2:0] _zz_309_; + wire [4:0] _zz_310_; + wire [11:0] _zz_311_; + wire [11:0] _zz_312_; + wire [31:0] _zz_313_; + wire [31:0] _zz_314_; + wire [31:0] _zz_315_; + wire [31:0] _zz_316_; + wire [31:0] _zz_317_; + wire [31:0] _zz_318_; + wire [31:0] _zz_319_; + wire [32:0] _zz_320_; + wire [31:0] _zz_321_; + wire [32:0] _zz_322_; + wire [11:0] _zz_323_; + wire [19:0] _zz_324_; + wire [11:0] _zz_325_; + wire [31:0] _zz_326_; + wire [31:0] _zz_327_; + wire [31:0] _zz_328_; + wire [11:0] _zz_329_; + wire [19:0] _zz_330_; + wire [11:0] _zz_331_; + wire [2:0] _zz_332_; + wire [1:0] _zz_333_; + wire [1:0] _zz_334_; + wire [51:0] _zz_335_; + wire [51:0] _zz_336_; + wire [51:0] _zz_337_; + wire [32:0] _zz_338_; + wire [51:0] _zz_339_; + wire [49:0] _zz_340_; + wire [51:0] _zz_341_; + wire [49:0] _zz_342_; + wire [51:0] _zz_343_; + wire [65:0] _zz_344_; + wire [65:0] _zz_345_; + wire [31:0] _zz_346_; + wire [31:0] _zz_347_; + wire [0:0] _zz_348_; + wire [5:0] _zz_349_; + wire [32:0] _zz_350_; + wire [32:0] _zz_351_; + wire [31:0] _zz_352_; + wire [31:0] _zz_353_; + wire [32:0] _zz_354_; + wire [32:0] _zz_355_; + wire [32:0] _zz_356_; + wire [0:0] _zz_357_; + wire [32:0] _zz_358_; + wire [0:0] _zz_359_; + wire [32:0] _zz_360_; + wire [0:0] _zz_361_; + wire [31:0] _zz_362_; + wire [0:0] _zz_363_; + wire [0:0] _zz_364_; + wire [0:0] _zz_365_; + wire [0:0] _zz_366_; + wire [0:0] _zz_367_; + wire [0:0] _zz_368_; + wire [26:0] _zz_369_; + wire _zz_370_; + wire _zz_371_; + wire [2:0] _zz_372_; + wire _zz_373_; + wire _zz_374_; + wire _zz_375_; + wire [31:0] _zz_376_; + wire [31:0] _zz_377_; + wire _zz_378_; + wire [0:0] _zz_379_; + wire [0:0] _zz_380_; + wire [31:0] _zz_381_; + wire [31:0] _zz_382_; + wire [0:0] _zz_383_; + wire [1:0] _zz_384_; + wire [0:0] _zz_385_; + wire [0:0] _zz_386_; + wire _zz_387_; + wire [0:0] _zz_388_; + wire [24:0] _zz_389_; + wire [31:0] _zz_390_; + wire [31:0] _zz_391_; + wire [31:0] _zz_392_; + wire [31:0] _zz_393_; + wire [31:0] _zz_394_; + wire [31:0] _zz_395_; + wire [31:0] _zz_396_; + wire _zz_397_; + wire _zz_398_; + wire [31:0] _zz_399_; + wire [31:0] _zz_400_; + wire [0:0] _zz_401_; + wire [0:0] _zz_402_; + wire [0:0] _zz_403_; + wire [0:0] _zz_404_; + wire _zz_405_; + wire [0:0] _zz_406_; + wire [22:0] _zz_407_; + wire [31:0] _zz_408_; + wire [31:0] _zz_409_; + wire [0:0] _zz_410_; + wire [3:0] _zz_411_; + wire [0:0] _zz_412_; + wire [0:0] _zz_413_; + wire [1:0] _zz_414_; + wire [1:0] _zz_415_; + wire _zz_416_; + wire [0:0] _zz_417_; + wire [19:0] _zz_418_; + wire [31:0] _zz_419_; + wire [31:0] _zz_420_; + wire [31:0] _zz_421_; + wire _zz_422_; + wire [0:0] _zz_423_; + wire [0:0] _zz_424_; + wire [31:0] _zz_425_; + wire [31:0] _zz_426_; + wire [31:0] _zz_427_; + wire [31:0] _zz_428_; + wire [31:0] _zz_429_; + wire [31:0] _zz_430_; + wire _zz_431_; + wire _zz_432_; + wire [0:0] _zz_433_; + wire [0:0] _zz_434_; + wire [2:0] _zz_435_; + wire [2:0] _zz_436_; + wire _zz_437_; + wire [0:0] _zz_438_; + wire [16:0] _zz_439_; + wire [31:0] _zz_440_; + wire [31:0] _zz_441_; + wire [31:0] _zz_442_; + wire [31:0] _zz_443_; + wire [31:0] _zz_444_; + wire [31:0] _zz_445_; + wire [31:0] _zz_446_; + wire [31:0] _zz_447_; + wire [31:0] _zz_448_; + wire [31:0] _zz_449_; + wire [31:0] _zz_450_; + wire _zz_451_; + wire [0:0] _zz_452_; + wire [0:0] _zz_453_; + wire [0:0] _zz_454_; + wire [0:0] _zz_455_; + wire [1:0] _zz_456_; + wire [1:0] _zz_457_; + wire _zz_458_; + wire [0:0] _zz_459_; + wire [14:0] _zz_460_; + wire [31:0] _zz_461_; + wire [31:0] _zz_462_; + wire [31:0] _zz_463_; + wire [31:0] _zz_464_; + wire [31:0] _zz_465_; + wire [31:0] _zz_466_; + wire [31:0] _zz_467_; + wire _zz_468_; + wire [0:0] _zz_469_; + wire [0:0] _zz_470_; + wire _zz_471_; + wire [0:0] _zz_472_; + wire [12:0] _zz_473_; + wire _zz_474_; + wire [0:0] _zz_475_; + wire [1:0] _zz_476_; + wire [31:0] _zz_477_; + wire [31:0] _zz_478_; + wire _zz_479_; + wire [0:0] _zz_480_; + wire [0:0] _zz_481_; + wire _zz_482_; + wire [0:0] _zz_483_; + wire [8:0] _zz_484_; + wire [31:0] _zz_485_; + wire [31:0] _zz_486_; + wire [31:0] _zz_487_; + wire [31:0] _zz_488_; + wire [31:0] _zz_489_; + wire [31:0] _zz_490_; + wire [31:0] _zz_491_; + wire [31:0] _zz_492_; + wire _zz_493_; + wire [0:0] _zz_494_; + wire [0:0] _zz_495_; + wire _zz_496_; + wire [0:0] _zz_497_; + wire [5:0] _zz_498_; + wire [31:0] _zz_499_; + wire [31:0] _zz_500_; + wire _zz_501_; + wire [0:0] _zz_502_; + wire [3:0] _zz_503_; + wire [0:0] _zz_504_; + wire [0:0] _zz_505_; + wire _zz_506_; + wire [0:0] _zz_507_; + wire [1:0] _zz_508_; + wire [31:0] _zz_509_; + wire _zz_510_; + wire [0:0] _zz_511_; + wire [0:0] _zz_512_; + wire [31:0] _zz_513_; + wire _zz_514_; + wire [0:0] _zz_515_; + wire [0:0] _zz_516_; + wire _zz_517_; + wire [0:0] _zz_518_; + wire [0:0] _zz_519_; + wire [0:0] _zz_520_; + wire [0:0] _zz_521_; + wire [31:0] _zz_522_; + wire [31:0] _zz_523_; + wire [31:0] _zz_524_; + wire [31:0] _zz_525_; + wire [31:0] _zz_526_; + wire [31:0] _zz_527_; + wire [31:0] _zz_528_; + wire [31:0] _zz_529_; + wire [31:0] _zz_530_; + wire _zz_531_; + wire [0:0] _zz_532_; + wire [11:0] _zz_533_; + wire [31:0] _zz_534_; + wire [31:0] _zz_535_; + wire [31:0] _zz_536_; + wire _zz_537_; + wire [0:0] _zz_538_; + wire [5:0] _zz_539_; + wire [31:0] _zz_540_; + wire [31:0] _zz_541_; + wire [31:0] _zz_542_; + wire _zz_543_; + wire _zz_544_; + wire _zz_545_; + wire _zz_546_; + wire _zz_547_; + wire `Src1CtrlEnum_defaultEncoding_type decode_SRC1_CTRL; + wire `Src1CtrlEnum_defaultEncoding_type _zz_1_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_2_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_3_; + wire decode_MEMORY_MANAGMENT; + wire decode_CSR_READ_OPCODE; + wire `AluBitwiseCtrlEnum_defaultEncoding_type decode_ALU_BITWISE_CTRL; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_4_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_5_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_6_; + wire decode_CSR_WRITE_OPCODE; + wire decode_SRC2_FORCE_ZERO; + wire execute_BRANCH_DO; + wire [31:0] execute_SHIFT_RIGHT; + wire `EnvCtrlEnum_defaultEncoding_type _zz_7_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_8_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_9_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_10_; + wire `EnvCtrlEnum_defaultEncoding_type decode_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_11_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_12_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_13_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_14_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_15_; + wire decode_IS_DIV; + wire `Src2CtrlEnum_defaultEncoding_type decode_SRC2_CTRL; + wire `Src2CtrlEnum_defaultEncoding_type _zz_16_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_17_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_18_; + wire decode_IS_RS1_SIGNED; + wire decode_SRC_LESS_UNSIGNED; + wire memory_MEMORY_WR; + wire decode_MEMORY_WR; + wire decode_PREDICTION_HAD_BRANCHED2; + wire decode_IS_RS2_SIGNED; + wire [33:0] memory_MUL_HH; + wire [33:0] execute_MUL_HH; + wire [33:0] execute_MUL_HL; + wire decode_BYPASSABLE_EXECUTE_STAGE; + wire [1:0] memory_MEMORY_ADDRESS_LOW; + wire [1:0] execute_MEMORY_ADDRESS_LOW; + wire [31:0] execute_REGFILE_WRITE_DATA; + wire [51:0] memory_MUL_LOW; + wire `AluCtrlEnum_defaultEncoding_type decode_ALU_CTRL; + wire `AluCtrlEnum_defaultEncoding_type _zz_19_; + wire `AluCtrlEnum_defaultEncoding_type _zz_20_; + wire `AluCtrlEnum_defaultEncoding_type _zz_21_; + wire [31:0] execute_BRANCH_CALC; + wire [31:0] execute_MUL_LL; + wire decode_IS_CSR; + wire [31:0] memory_PC; + wire execute_BYPASSABLE_MEMORY_STAGE; + wire decode_BYPASSABLE_MEMORY_STAGE; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_22_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_23_; + wire `ShiftCtrlEnum_defaultEncoding_type decode_SHIFT_CTRL; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_24_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_25_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_26_; + wire [33:0] execute_MUL_LH; + wire [31:0] writeBack_FORMAL_PC_NEXT; + wire [31:0] memory_FORMAL_PC_NEXT; + wire [31:0] execute_FORMAL_PC_NEXT; + wire [31:0] decode_FORMAL_PC_NEXT; + wire memory_IS_MUL; + wire execute_IS_MUL; + wire decode_IS_MUL; + wire execute_IS_RS1_SIGNED; + wire execute_IS_DIV; + wire execute_IS_RS2_SIGNED; + wire memory_IS_DIV; + wire writeBack_IS_MUL; + wire [33:0] writeBack_MUL_HH; + wire [51:0] writeBack_MUL_LOW; + wire [33:0] memory_MUL_HL; + wire [33:0] memory_MUL_LH; + wire [31:0] memory_MUL_LL; + wire [51:0] _zz_27_; + wire [33:0] _zz_28_; + wire [33:0] _zz_29_; + wire [33:0] _zz_30_; + wire [31:0] _zz_31_; + wire execute_CSR_READ_OPCODE; + wire execute_CSR_WRITE_OPCODE; + wire execute_IS_CSR; + wire `EnvCtrlEnum_defaultEncoding_type memory_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_32_; + wire `EnvCtrlEnum_defaultEncoding_type execute_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_33_; + wire _zz_34_; + wire _zz_35_; + wire `EnvCtrlEnum_defaultEncoding_type writeBack_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_36_; + wire [31:0] memory_BRANCH_CALC; + wire memory_BRANCH_DO; + wire [31:0] _zz_37_; + wire [31:0] execute_PC; + wire execute_PREDICTION_HAD_BRANCHED2; + wire _zz_38_; + wire [31:0] execute_RS1; + wire execute_BRANCH_COND_RESULT; + wire `BranchCtrlEnum_defaultEncoding_type execute_BRANCH_CTRL; + wire `BranchCtrlEnum_defaultEncoding_type _zz_39_; + wire _zz_40_; + wire _zz_41_; + wire decode_RS2_USE; + wire decode_RS1_USE; + reg [31:0] _zz_42_; + wire execute_REGFILE_WRITE_VALID; + wire execute_BYPASSABLE_EXECUTE_STAGE; + wire memory_REGFILE_WRITE_VALID; + wire [31:0] memory_INSTRUCTION; + wire memory_BYPASSABLE_MEMORY_STAGE; + wire writeBack_REGFILE_WRITE_VALID; + reg [31:0] decode_RS2; + reg [31:0] decode_RS1; + wire [31:0] memory_SHIFT_RIGHT; + reg [31:0] _zz_43_; + wire `ShiftCtrlEnum_defaultEncoding_type memory_SHIFT_CTRL; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_44_; + wire [31:0] _zz_45_; + wire `ShiftCtrlEnum_defaultEncoding_type execute_SHIFT_CTRL; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_46_; + wire _zz_47_; + wire [31:0] _zz_48_; + wire [31:0] _zz_49_; + wire execute_SRC_LESS_UNSIGNED; + wire execute_SRC2_FORCE_ZERO; + wire execute_SRC_USE_SUB_LESS; + wire [31:0] _zz_50_; + wire `Src2CtrlEnum_defaultEncoding_type execute_SRC2_CTRL; + wire `Src2CtrlEnum_defaultEncoding_type _zz_51_; + wire [31:0] _zz_52_; + wire `Src1CtrlEnum_defaultEncoding_type execute_SRC1_CTRL; + wire `Src1CtrlEnum_defaultEncoding_type _zz_53_; + wire [31:0] _zz_54_; + wire decode_SRC_USE_SUB_LESS; + wire decode_SRC_ADD_ZERO; + wire _zz_55_; + wire [31:0] execute_SRC_ADD_SUB; + wire execute_SRC_LESS; + wire `AluCtrlEnum_defaultEncoding_type execute_ALU_CTRL; + wire `AluCtrlEnum_defaultEncoding_type _zz_56_; + wire [31:0] _zz_57_; + wire [31:0] execute_SRC2; + wire [31:0] execute_SRC1; + wire `AluBitwiseCtrlEnum_defaultEncoding_type execute_ALU_BITWISE_CTRL; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_58_; + wire [31:0] _zz_59_; + wire _zz_60_; + reg _zz_61_; + wire [31:0] _zz_62_; + wire [31:0] _zz_63_; + wire [31:0] decode_INSTRUCTION_ANTICIPATED; + reg decode_REGFILE_WRITE_VALID; + wire decode_LEGAL_INSTRUCTION; + wire decode_INSTRUCTION_READY; + wire _zz_64_; + wire _zz_65_; + wire _zz_66_; + wire _zz_67_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_68_; + wire _zz_69_; + wire _zz_70_; + wire _zz_71_; + wire _zz_72_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_73_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_74_; + wire _zz_75_; + wire _zz_76_; + wire _zz_77_; + wire _zz_78_; + wire _zz_79_; + wire _zz_80_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_81_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_82_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_83_; + wire _zz_84_; + wire _zz_85_; + wire _zz_86_; + wire `AluCtrlEnum_defaultEncoding_type _zz_87_; + wire _zz_88_; + reg [31:0] _zz_89_; + wire [1:0] writeBack_MEMORY_ADDRESS_LOW; + wire writeBack_MEMORY_WR; + wire [31:0] writeBack_REGFILE_WRITE_DATA; + wire writeBack_MEMORY_ENABLE; + wire [31:0] memory_REGFILE_WRITE_DATA; + wire memory_MEMORY_ENABLE; + wire [1:0] _zz_90_; + wire execute_MEMORY_MANAGMENT; + wire [31:0] execute_RS2; + wire execute_MEMORY_WR; + wire [31:0] execute_SRC_ADD; + wire execute_MEMORY_ENABLE; + wire [31:0] execute_INSTRUCTION; + wire decode_MEMORY_ENABLE; + wire decode_FLUSH_ALL; + reg IBusCachedPlugin_rsp_issueDetected; + reg _zz_91_; + reg _zz_92_; + reg _zz_93_; + wire [31:0] _zz_94_; + wire `BranchCtrlEnum_defaultEncoding_type decode_BRANCH_CTRL; + wire `BranchCtrlEnum_defaultEncoding_type _zz_95_; + wire [31:0] decode_INSTRUCTION; + reg [31:0] _zz_96_; + reg [31:0] _zz_97_; + wire [31:0] decode_PC; + wire [31:0] _zz_98_; + wire [31:0] _zz_99_; + wire [31:0] _zz_100_; + wire [31:0] writeBack_PC; + wire [31:0] writeBack_INSTRUCTION; + reg decode_arbitration_haltItself; + reg decode_arbitration_haltByOther; + reg decode_arbitration_removeIt; + wire decode_arbitration_flushAll; + wire decode_arbitration_isValid; + wire decode_arbitration_isStuck; + wire decode_arbitration_isStuckByOthers; + wire decode_arbitration_isFlushed; + wire decode_arbitration_isMoving; + wire decode_arbitration_isFiring; + reg execute_arbitration_haltItself; + wire execute_arbitration_haltByOther; + reg execute_arbitration_removeIt; + reg execute_arbitration_flushAll; + reg execute_arbitration_isValid; + wire execute_arbitration_isStuck; + wire execute_arbitration_isStuckByOthers; + wire execute_arbitration_isFlushed; + wire execute_arbitration_isMoving; + wire execute_arbitration_isFiring; + reg memory_arbitration_haltItself; + wire memory_arbitration_haltByOther; + reg memory_arbitration_removeIt; + reg memory_arbitration_flushAll; + reg memory_arbitration_isValid; + wire memory_arbitration_isStuck; + wire memory_arbitration_isStuckByOthers; + wire memory_arbitration_isFlushed; + wire memory_arbitration_isMoving; + wire memory_arbitration_isFiring; + reg writeBack_arbitration_haltItself; + wire writeBack_arbitration_haltByOther; + reg writeBack_arbitration_removeIt; + reg writeBack_arbitration_flushAll; + reg writeBack_arbitration_isValid; + wire writeBack_arbitration_isStuck; + wire writeBack_arbitration_isStuckByOthers; + wire writeBack_arbitration_isFlushed; + wire writeBack_arbitration_isMoving; + wire writeBack_arbitration_isFiring; + wire [31:0] lastStageInstruction /* verilator public */ ; + wire [31:0] lastStagePc /* verilator public */ ; + wire lastStageIsValid /* verilator public */ ; + wire lastStageIsFiring /* verilator public */ ; + reg IBusCachedPlugin_fetcherHalt; + wire IBusCachedPlugin_fetcherflushIt; + reg IBusCachedPlugin_incomingInstruction; + wire IBusCachedPlugin_predictionJumpInterface_valid; + (* keep , syn_keep *) wire [31:0] IBusCachedPlugin_pcs_4 /* synthesis syn_keep = 1 */ ; + reg IBusCachedPlugin_decodePrediction_cmd_hadBranch; + wire IBusCachedPlugin_decodePrediction_rsp_wasWrong; + wire IBusCachedPlugin_pcValids_0; + wire IBusCachedPlugin_pcValids_1; + wire IBusCachedPlugin_pcValids_2; + wire IBusCachedPlugin_pcValids_3; + wire IBusCachedPlugin_redoBranch_valid; + wire [31:0] IBusCachedPlugin_redoBranch_payload; + reg IBusCachedPlugin_decodeExceptionPort_valid; + reg [3:0] IBusCachedPlugin_decodeExceptionPort_payload_code; + wire [31:0] IBusCachedPlugin_decodeExceptionPort_payload_badAddr; + wire IBusCachedPlugin_mmuBus_cmd_isValid; + wire [31:0] IBusCachedPlugin_mmuBus_cmd_virtualAddress; + wire IBusCachedPlugin_mmuBus_cmd_bypassTranslation; + wire [31:0] IBusCachedPlugin_mmuBus_rsp_physicalAddress; + wire IBusCachedPlugin_mmuBus_rsp_isIoAccess; + wire IBusCachedPlugin_mmuBus_rsp_allowRead; + wire IBusCachedPlugin_mmuBus_rsp_allowWrite; + wire IBusCachedPlugin_mmuBus_rsp_allowExecute; + wire IBusCachedPlugin_mmuBus_rsp_exception; + wire IBusCachedPlugin_mmuBus_rsp_refilling; + wire IBusCachedPlugin_mmuBus_end; + wire IBusCachedPlugin_mmuBus_busy; + wire DBusCachedPlugin_mmuBus_cmd_isValid; + wire [31:0] DBusCachedPlugin_mmuBus_cmd_virtualAddress; + wire DBusCachedPlugin_mmuBus_cmd_bypassTranslation; + wire [31:0] DBusCachedPlugin_mmuBus_rsp_physicalAddress; + wire DBusCachedPlugin_mmuBus_rsp_isIoAccess; + wire DBusCachedPlugin_mmuBus_rsp_allowRead; + wire DBusCachedPlugin_mmuBus_rsp_allowWrite; + wire DBusCachedPlugin_mmuBus_rsp_allowExecute; + wire DBusCachedPlugin_mmuBus_rsp_exception; + wire DBusCachedPlugin_mmuBus_rsp_refilling; + wire DBusCachedPlugin_mmuBus_end; + wire DBusCachedPlugin_mmuBus_busy; + reg DBusCachedPlugin_redoBranch_valid; + wire [31:0] DBusCachedPlugin_redoBranch_payload; + reg DBusCachedPlugin_exceptionBus_valid; + reg [3:0] DBusCachedPlugin_exceptionBus_payload_code; + wire [31:0] DBusCachedPlugin_exceptionBus_payload_badAddr; + wire decodeExceptionPort_valid; + wire [3:0] decodeExceptionPort_payload_code; + wire [31:0] decodeExceptionPort_payload_badAddr; + wire BranchPlugin_jumpInterface_valid; + wire [31:0] BranchPlugin_jumpInterface_payload; + wire BranchPlugin_branchExceptionPort_valid; + wire [3:0] BranchPlugin_branchExceptionPort_payload_code; + wire [31:0] BranchPlugin_branchExceptionPort_payload_badAddr; + reg CsrPlugin_jumpInterface_valid; + reg [31:0] CsrPlugin_jumpInterface_payload; + wire CsrPlugin_exceptionPendings_0; + wire CsrPlugin_exceptionPendings_1; + wire CsrPlugin_exceptionPendings_2; + wire CsrPlugin_exceptionPendings_3; + wire externalInterrupt; + wire contextSwitching; + reg [1:0] CsrPlugin_privilege; + wire CsrPlugin_forceMachineWire; + wire CsrPlugin_allowInterrupts; + wire CsrPlugin_allowException; + wire IBusCachedPlugin_jump_pcLoad_valid; + wire [31:0] IBusCachedPlugin_jump_pcLoad_payload; + wire [4:0] _zz_101_; + wire [4:0] _zz_102_; + wire _zz_103_; + wire _zz_104_; + wire _zz_105_; + wire _zz_106_; + wire IBusCachedPlugin_fetchPc_preOutput_valid; + wire IBusCachedPlugin_fetchPc_preOutput_ready; + wire [31:0] IBusCachedPlugin_fetchPc_preOutput_payload; + wire _zz_107_; + wire IBusCachedPlugin_fetchPc_output_valid; + wire IBusCachedPlugin_fetchPc_output_ready; + wire [31:0] IBusCachedPlugin_fetchPc_output_payload; + reg [31:0] IBusCachedPlugin_fetchPc_pcReg /* verilator public */ ; + reg IBusCachedPlugin_fetchPc_inc; + reg IBusCachedPlugin_fetchPc_propagatePc; + reg [31:0] IBusCachedPlugin_fetchPc_pc; + reg IBusCachedPlugin_fetchPc_samplePcNext; + reg _zz_108_; + wire IBusCachedPlugin_iBusRsp_stages_0_input_valid; + wire IBusCachedPlugin_iBusRsp_stages_0_input_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_0_input_payload; + wire IBusCachedPlugin_iBusRsp_stages_0_output_valid; + wire IBusCachedPlugin_iBusRsp_stages_0_output_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_0_output_payload; + reg IBusCachedPlugin_iBusRsp_stages_0_halt; + wire IBusCachedPlugin_iBusRsp_stages_0_inputSample; + wire IBusCachedPlugin_iBusRsp_stages_1_input_valid; + wire IBusCachedPlugin_iBusRsp_stages_1_input_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_1_input_payload; + wire IBusCachedPlugin_iBusRsp_stages_1_output_valid; + wire IBusCachedPlugin_iBusRsp_stages_1_output_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_1_output_payload; + reg IBusCachedPlugin_iBusRsp_stages_1_halt; + wire IBusCachedPlugin_iBusRsp_stages_1_inputSample; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_valid; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_payload; + reg IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_inputSample; + wire _zz_109_; + wire _zz_110_; + wire _zz_111_; + wire _zz_112_; + wire _zz_113_; + reg _zz_114_; + wire _zz_115_; + reg _zz_116_; + reg [31:0] _zz_117_; + reg IBusCachedPlugin_iBusRsp_readyForError; + wire IBusCachedPlugin_iBusRsp_decodeInput_valid; + wire IBusCachedPlugin_iBusRsp_decodeInput_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_decodeInput_payload_pc; + wire IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_error; + wire [31:0] IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_inst; + wire IBusCachedPlugin_iBusRsp_decodeInput_payload_isRvc; + reg IBusCachedPlugin_injector_nextPcCalc_valids_0; + reg IBusCachedPlugin_injector_nextPcCalc_valids_1; + reg IBusCachedPlugin_injector_nextPcCalc_valids_2; + reg IBusCachedPlugin_injector_nextPcCalc_valids_3; + reg IBusCachedPlugin_injector_nextPcCalc_valids_4; + reg IBusCachedPlugin_injector_decodeRemoved; + wire _zz_118_; + reg [18:0] _zz_119_; + wire _zz_120_; + reg [10:0] _zz_121_; + wire _zz_122_; + reg [18:0] _zz_123_; + reg _zz_124_; + wire _zz_125_; + reg [10:0] _zz_126_; + wire _zz_127_; + reg [18:0] _zz_128_; + wire iBus_cmd_valid; + wire iBus_cmd_ready; + reg [31:0] iBus_cmd_payload_address; + wire [2:0] iBus_cmd_payload_size; + wire iBus_rsp_valid; + wire [31:0] iBus_rsp_payload_data; + wire iBus_rsp_payload_error; + wire IBusCachedPlugin_s0_tightlyCoupledHit; + reg IBusCachedPlugin_s1_tightlyCoupledHit; + reg IBusCachedPlugin_s2_tightlyCoupledHit; + wire IBusCachedPlugin_rsp_iBusRspOutputHalt; + reg IBusCachedPlugin_rsp_redoFetch; + wire dBus_cmd_valid; + wire dBus_cmd_ready; + wire dBus_cmd_payload_wr; + wire [31:0] dBus_cmd_payload_address; + wire [31:0] dBus_cmd_payload_data; + wire [3:0] dBus_cmd_payload_mask; + wire [2:0] dBus_cmd_payload_length; + wire dBus_cmd_payload_last; + wire dBus_rsp_valid; + wire [31:0] dBus_rsp_payload_data; + wire dBus_rsp_payload_error; + wire dataCache_1__io_mem_cmd_s2mPipe_valid; + wire dataCache_1__io_mem_cmd_s2mPipe_ready; + wire dataCache_1__io_mem_cmd_s2mPipe_payload_wr; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_payload_address; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_payload_data; + wire [3:0] dataCache_1__io_mem_cmd_s2mPipe_payload_mask; + wire [2:0] dataCache_1__io_mem_cmd_s2mPipe_payload_length; + wire dataCache_1__io_mem_cmd_s2mPipe_payload_last; + reg _zz_129_; + reg _zz_130_; + reg [31:0] _zz_131_; + reg [31:0] _zz_132_; + reg [3:0] _zz_133_; + reg [2:0] _zz_134_; + reg _zz_135_; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_ready; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_wr; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_address; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_data; + wire [3:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_mask; + wire [2:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_length; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_last; + reg _zz_136_; + reg _zz_137_; + reg [31:0] _zz_138_; + reg [31:0] _zz_139_; + reg [3:0] _zz_140_; + reg [2:0] _zz_141_; + reg _zz_142_; + wire [1:0] execute_DBusCachedPlugin_size; + reg [31:0] _zz_143_; + reg [31:0] writeBack_DBusCachedPlugin_rspShifted; + wire _zz_144_; + reg [31:0] _zz_145_; + wire _zz_146_; + reg [31:0] _zz_147_; + reg [31:0] writeBack_DBusCachedPlugin_rspFormated; + wire [30:0] _zz_148_; + wire _zz_149_; + wire _zz_150_; + wire _zz_151_; + wire _zz_152_; + wire `AluCtrlEnum_defaultEncoding_type _zz_153_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_154_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_155_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_156_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_157_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_158_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_159_; + wire [4:0] decode_RegFilePlugin_regFileReadAddress1; + wire [4:0] decode_RegFilePlugin_regFileReadAddress2; + wire [31:0] decode_RegFilePlugin_rs1Data; + wire [31:0] decode_RegFilePlugin_rs2Data; + reg lastStageRegFileWrite_valid /* verilator public */ ; + wire [4:0] lastStageRegFileWrite_payload_address /* verilator public */ ; + wire [31:0] lastStageRegFileWrite_payload_data /* verilator public */ ; + reg _zz_160_; + reg [31:0] execute_IntAluPlugin_bitwise; + reg [31:0] _zz_161_; + reg [31:0] _zz_162_; + wire _zz_163_; + reg [19:0] _zz_164_; + wire _zz_165_; + reg [19:0] _zz_166_; + reg [31:0] _zz_167_; + reg [31:0] execute_SrcPlugin_addSub; + wire execute_SrcPlugin_less; + wire [4:0] execute_FullBarrelShifterPlugin_amplitude; + reg [31:0] _zz_168_; + wire [31:0] execute_FullBarrelShifterPlugin_reversed; + reg [31:0] _zz_169_; + reg _zz_170_; + reg _zz_171_; + wire _zz_172_; + reg _zz_173_; + reg [4:0] _zz_174_; + reg [31:0] _zz_175_; + wire _zz_176_; + wire _zz_177_; + wire _zz_178_; + wire _zz_179_; + wire _zz_180_; + wire _zz_181_; + wire execute_BranchPlugin_eq; + wire [2:0] _zz_182_; + reg _zz_183_; + reg _zz_184_; + wire _zz_185_; + reg [19:0] _zz_186_; + wire _zz_187_; + reg [10:0] _zz_188_; + wire _zz_189_; + reg [18:0] _zz_190_; + reg _zz_191_; + wire execute_BranchPlugin_missAlignedTarget; + reg [31:0] execute_BranchPlugin_branch_src1; + reg [31:0] execute_BranchPlugin_branch_src2; + wire _zz_192_; + reg [19:0] _zz_193_; + wire _zz_194_; + reg [10:0] _zz_195_; + wire _zz_196_; + reg [18:0] _zz_197_; + wire [31:0] execute_BranchPlugin_branchAdder; + wire [1:0] CsrPlugin_misa_base; + wire [25:0] CsrPlugin_misa_extensions; + reg [1:0] CsrPlugin_mtvec_mode; + reg [29:0] CsrPlugin_mtvec_base; + reg [31:0] CsrPlugin_mepc; + reg CsrPlugin_mstatus_MIE; + reg CsrPlugin_mstatus_MPIE; + reg [1:0] CsrPlugin_mstatus_MPP; + reg CsrPlugin_mip_MEIP; + reg CsrPlugin_mip_MTIP; + reg CsrPlugin_mip_MSIP; + reg CsrPlugin_mie_MEIE; + reg CsrPlugin_mie_MTIE; + reg CsrPlugin_mie_MSIE; + reg CsrPlugin_mcause_interrupt; + reg [3:0] CsrPlugin_mcause_exceptionCode; + reg [31:0] CsrPlugin_mtval; + reg [63:0] CsrPlugin_mcycle = 64'b0000000000000000000000000000000000000000000000000000000000000000; + reg [63:0] CsrPlugin_minstret = 64'b0000000000000000000000000000000000000000000000000000000000000000; + wire _zz_198_; + wire _zz_199_; + wire _zz_200_; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_decode; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_execute; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_memory; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack; + reg [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code; + reg [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr; + wire [1:0] CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped; + wire [1:0] CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege; + wire [1:0] _zz_201_; + wire _zz_202_; + reg CsrPlugin_interrupt_valid; + reg [3:0] CsrPlugin_interrupt_code /* verilator public */ ; + reg [1:0] CsrPlugin_interrupt_targetPrivilege; + wire CsrPlugin_exception; + wire CsrPlugin_lastStageWasWfi; + reg CsrPlugin_pipelineLiberator_done; + wire CsrPlugin_interruptJump /* verilator public */ ; + reg CsrPlugin_hadException; + reg [1:0] CsrPlugin_targetPrivilege; + reg [3:0] CsrPlugin_trapCause; + reg [1:0] CsrPlugin_xtvec_mode; + reg [29:0] CsrPlugin_xtvec_base; + wire execute_CsrPlugin_inWfi /* verilator public */ ; + reg execute_CsrPlugin_wfiWake; + wire execute_CsrPlugin_blockedBySideEffects; + reg execute_CsrPlugin_illegalAccess; + reg execute_CsrPlugin_illegalInstruction; + reg [31:0] execute_CsrPlugin_readData; + wire execute_CsrPlugin_writeInstruction; + wire execute_CsrPlugin_readInstruction; + wire execute_CsrPlugin_writeEnable; + wire execute_CsrPlugin_readEnable; + wire [31:0] execute_CsrPlugin_readToWriteData; + reg [31:0] execute_CsrPlugin_writeData; + wire [11:0] execute_CsrPlugin_csrAddress; + reg execute_MulPlugin_aSigned; + reg execute_MulPlugin_bSigned; + wire [31:0] execute_MulPlugin_a; + wire [31:0] execute_MulPlugin_b; + wire [15:0] execute_MulPlugin_aULow; + wire [15:0] execute_MulPlugin_bULow; + wire [16:0] execute_MulPlugin_aSLow; + wire [16:0] execute_MulPlugin_bSLow; + wire [16:0] execute_MulPlugin_aHigh; + wire [16:0] execute_MulPlugin_bHigh; + wire [65:0] writeBack_MulPlugin_result; + reg [32:0] memory_DivPlugin_rs1; + reg [31:0] memory_DivPlugin_rs2; + reg [64:0] memory_DivPlugin_accumulator; + reg memory_DivPlugin_div_needRevert; + reg memory_DivPlugin_div_counter_willIncrement; + reg memory_DivPlugin_div_counter_willClear; + reg [5:0] memory_DivPlugin_div_counter_valueNext; + reg [5:0] memory_DivPlugin_div_counter_value; + wire memory_DivPlugin_div_counter_willOverflowIfInc; + wire memory_DivPlugin_div_counter_willOverflow; + reg memory_DivPlugin_div_done; + reg [31:0] memory_DivPlugin_div_result; + wire [31:0] _zz_203_; + wire [32:0] _zz_204_; + wire [32:0] _zz_205_; + wire [31:0] _zz_206_; + wire _zz_207_; + wire _zz_208_; + reg [32:0] _zz_209_; + reg [31:0] externalInterruptArray_regNext; + reg [31:0] _zz_210_; + wire [31:0] _zz_211_; + reg decode_to_execute_IS_MUL; + reg execute_to_memory_IS_MUL; + reg memory_to_writeBack_IS_MUL; + reg [31:0] decode_to_execute_FORMAL_PC_NEXT; + reg [31:0] execute_to_memory_FORMAL_PC_NEXT; + reg [31:0] memory_to_writeBack_FORMAL_PC_NEXT; + reg [33:0] execute_to_memory_MUL_LH; + reg `ShiftCtrlEnum_defaultEncoding_type decode_to_execute_SHIFT_CTRL; + reg `ShiftCtrlEnum_defaultEncoding_type execute_to_memory_SHIFT_CTRL; + reg decode_to_execute_BYPASSABLE_MEMORY_STAGE; + reg execute_to_memory_BYPASSABLE_MEMORY_STAGE; + reg [31:0] decode_to_execute_PC; + reg [31:0] execute_to_memory_PC; + reg [31:0] memory_to_writeBack_PC; + reg decode_to_execute_IS_CSR; + reg decode_to_execute_MEMORY_ENABLE; + reg execute_to_memory_MEMORY_ENABLE; + reg memory_to_writeBack_MEMORY_ENABLE; + reg [31:0] execute_to_memory_MUL_LL; + reg [31:0] execute_to_memory_BRANCH_CALC; + reg `AluCtrlEnum_defaultEncoding_type decode_to_execute_ALU_CTRL; + reg [51:0] memory_to_writeBack_MUL_LOW; + reg [31:0] execute_to_memory_REGFILE_WRITE_DATA; + reg [31:0] memory_to_writeBack_REGFILE_WRITE_DATA; + reg [1:0] execute_to_memory_MEMORY_ADDRESS_LOW; + reg [1:0] memory_to_writeBack_MEMORY_ADDRESS_LOW; + reg decode_to_execute_BYPASSABLE_EXECUTE_STAGE; + reg [33:0] execute_to_memory_MUL_HL; + reg [33:0] execute_to_memory_MUL_HH; + reg [33:0] memory_to_writeBack_MUL_HH; + reg decode_to_execute_IS_RS2_SIGNED; + reg [31:0] decode_to_execute_RS2; + reg decode_to_execute_PREDICTION_HAD_BRANCHED2; + reg decode_to_execute_MEMORY_WR; + reg execute_to_memory_MEMORY_WR; + reg memory_to_writeBack_MEMORY_WR; + reg decode_to_execute_SRC_LESS_UNSIGNED; + reg decode_to_execute_REGFILE_WRITE_VALID; + reg execute_to_memory_REGFILE_WRITE_VALID; + reg memory_to_writeBack_REGFILE_WRITE_VALID; + reg decode_to_execute_IS_RS1_SIGNED; + reg `Src2CtrlEnum_defaultEncoding_type decode_to_execute_SRC2_CTRL; + reg decode_to_execute_IS_DIV; + reg execute_to_memory_IS_DIV; + reg [31:0] decode_to_execute_RS1; + reg `BranchCtrlEnum_defaultEncoding_type decode_to_execute_BRANCH_CTRL; + reg `EnvCtrlEnum_defaultEncoding_type decode_to_execute_ENV_CTRL; + reg `EnvCtrlEnum_defaultEncoding_type execute_to_memory_ENV_CTRL; + reg `EnvCtrlEnum_defaultEncoding_type memory_to_writeBack_ENV_CTRL; + reg [31:0] execute_to_memory_SHIFT_RIGHT; + reg [31:0] decode_to_execute_INSTRUCTION; + reg [31:0] execute_to_memory_INSTRUCTION; + reg [31:0] memory_to_writeBack_INSTRUCTION; + reg execute_to_memory_BRANCH_DO; + reg decode_to_execute_SRC2_FORCE_ZERO; + reg decode_to_execute_CSR_WRITE_OPCODE; + reg `AluBitwiseCtrlEnum_defaultEncoding_type decode_to_execute_ALU_BITWISE_CTRL; + reg decode_to_execute_CSR_READ_OPCODE; + reg decode_to_execute_SRC_USE_SUB_LESS; + reg decode_to_execute_MEMORY_MANAGMENT; + reg `Src1CtrlEnum_defaultEncoding_type decode_to_execute_SRC1_CTRL; + reg [2:0] _zz_212_; + reg _zz_213_; + reg [31:0] iBusWishbone_DAT_MISO_regNext; + reg [2:0] _zz_214_; + wire _zz_215_; + wire _zz_216_; + wire _zz_217_; + wire _zz_218_; + wire _zz_219_; + reg _zz_220_; + reg [31:0] dBusWishbone_DAT_MISO_regNext; + `ifndef SYNTHESIS + reg [95:0] decode_SRC1_CTRL_string; + reg [95:0] _zz_1__string; + reg [95:0] _zz_2__string; + reg [95:0] _zz_3__string; + reg [39:0] decode_ALU_BITWISE_CTRL_string; + reg [39:0] _zz_4__string; + reg [39:0] _zz_5__string; + reg [39:0] _zz_6__string; + reg [31:0] _zz_7__string; + reg [31:0] _zz_8__string; + reg [31:0] _zz_9__string; + reg [31:0] _zz_10__string; + reg [31:0] decode_ENV_CTRL_string; + reg [31:0] _zz_11__string; + reg [31:0] _zz_12__string; + reg [31:0] _zz_13__string; + reg [31:0] _zz_14__string; + reg [31:0] _zz_15__string; + reg [23:0] decode_SRC2_CTRL_string; + reg [23:0] _zz_16__string; + reg [23:0] _zz_17__string; + reg [23:0] _zz_18__string; + reg [63:0] decode_ALU_CTRL_string; + reg [63:0] _zz_19__string; + reg [63:0] _zz_20__string; + reg [63:0] _zz_21__string; + reg [71:0] _zz_22__string; + reg [71:0] _zz_23__string; + reg [71:0] decode_SHIFT_CTRL_string; + reg [71:0] _zz_24__string; + reg [71:0] _zz_25__string; + reg [71:0] _zz_26__string; + reg [31:0] memory_ENV_CTRL_string; + reg [31:0] _zz_32__string; + reg [31:0] execute_ENV_CTRL_string; + reg [31:0] _zz_33__string; + reg [31:0] writeBack_ENV_CTRL_string; + reg [31:0] _zz_36__string; + reg [31:0] execute_BRANCH_CTRL_string; + reg [31:0] _zz_39__string; + reg [71:0] memory_SHIFT_CTRL_string; + reg [71:0] _zz_44__string; + reg [71:0] execute_SHIFT_CTRL_string; + reg [71:0] _zz_46__string; + reg [23:0] execute_SRC2_CTRL_string; + reg [23:0] _zz_51__string; + reg [95:0] execute_SRC1_CTRL_string; + reg [95:0] _zz_53__string; + reg [63:0] execute_ALU_CTRL_string; + reg [63:0] _zz_56__string; + reg [39:0] execute_ALU_BITWISE_CTRL_string; + reg [39:0] _zz_58__string; + reg [31:0] _zz_68__string; + reg [71:0] _zz_73__string; + reg [23:0] _zz_74__string; + reg [39:0] _zz_81__string; + reg [31:0] _zz_82__string; + reg [95:0] _zz_83__string; + reg [63:0] _zz_87__string; + reg [31:0] decode_BRANCH_CTRL_string; + reg [31:0] _zz_95__string; + reg [63:0] _zz_153__string; + reg [95:0] _zz_154__string; + reg [31:0] _zz_155__string; + reg [39:0] _zz_156__string; + reg [23:0] _zz_157__string; + reg [71:0] _zz_158__string; + reg [31:0] _zz_159__string; + reg [71:0] decode_to_execute_SHIFT_CTRL_string; + reg [71:0] execute_to_memory_SHIFT_CTRL_string; + reg [63:0] decode_to_execute_ALU_CTRL_string; + reg [23:0] decode_to_execute_SRC2_CTRL_string; + reg [31:0] decode_to_execute_BRANCH_CTRL_string; + reg [31:0] decode_to_execute_ENV_CTRL_string; + reg [31:0] execute_to_memory_ENV_CTRL_string; + reg [31:0] memory_to_writeBack_ENV_CTRL_string; + reg [39:0] decode_to_execute_ALU_BITWISE_CTRL_string; + reg [95:0] decode_to_execute_SRC1_CTRL_string; + `endif + + (* ram_style = "block" *) reg [31:0] RegFilePlugin_regFile [0:31] /* verilator public */ ; + assign _zz_244_ = (execute_arbitration_isValid && execute_IS_CSR); + assign _zz_245_ = (writeBack_arbitration_isValid && writeBack_REGFILE_WRITE_VALID); + assign _zz_246_ = 1'b1; + assign _zz_247_ = (memory_arbitration_isValid && memory_REGFILE_WRITE_VALID); + assign _zz_248_ = (execute_arbitration_isValid && execute_REGFILE_WRITE_VALID); + assign _zz_249_ = (memory_arbitration_isValid && memory_IS_DIV); + assign _zz_250_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_error) && (! _zz_91_)); + assign _zz_251_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_cacheMiss) && (! _zz_92_)); + assign _zz_252_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_mmuException) && (! _zz_93_)); + assign _zz_253_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling) && (! 1'b0)); + assign _zz_254_ = ({decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid} != (2'b00)); + assign _zz_255_ = (! memory_DivPlugin_div_done); + assign _zz_256_ = (CsrPlugin_hadException || CsrPlugin_interruptJump); + assign _zz_257_ = (writeBack_arbitration_isValid && (writeBack_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)); + assign _zz_258_ = writeBack_INSTRUCTION[29 : 28]; + assign _zz_259_ = (IBusCachedPlugin_fetchPc_preOutput_valid && IBusCachedPlugin_fetchPc_preOutput_ready); + assign _zz_260_ = (writeBack_arbitration_isValid && writeBack_MEMORY_ENABLE); + assign _zz_261_ = (writeBack_arbitration_isValid && writeBack_REGFILE_WRITE_VALID); + assign _zz_262_ = (1'b0 || (! 1'b1)); + assign _zz_263_ = (memory_arbitration_isValid && memory_REGFILE_WRITE_VALID); + assign _zz_264_ = (1'b0 || (! memory_BYPASSABLE_MEMORY_STAGE)); + assign _zz_265_ = (execute_arbitration_isValid && execute_REGFILE_WRITE_VALID); + assign _zz_266_ = (1'b0 || (! execute_BYPASSABLE_EXECUTE_STAGE)); + assign _zz_267_ = execute_INSTRUCTION[13 : 12]; + assign _zz_268_ = (! memory_arbitration_isStuck); + assign _zz_269_ = (iBus_cmd_valid || (_zz_212_ != (3'b000))); + assign _zz_270_ = (_zz_240_ && (! dataCache_1__io_mem_cmd_s2mPipe_ready)); + assign _zz_271_ = (CsrPlugin_mstatus_MIE || (CsrPlugin_privilege < (2'b11))); + assign _zz_272_ = ((_zz_198_ && 1'b1) && (! 1'b0)); + assign _zz_273_ = ((_zz_199_ && 1'b1) && (! 1'b0)); + assign _zz_274_ = ((_zz_200_ && 1'b1) && (! 1'b0)); + assign _zz_275_ = writeBack_INSTRUCTION[13 : 12]; + assign _zz_276_ = execute_INSTRUCTION[13]; + assign _zz_277_ = writeBack_INSTRUCTION[13 : 12]; + assign _zz_278_ = (_zz_101_ - (5'b00001)); + assign _zz_279_ = {IBusCachedPlugin_fetchPc_inc,(2'b00)}; + assign _zz_280_ = {29'd0, _zz_279_}; + assign _zz_281_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}; + assign _zz_282_ = {{_zz_119_,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0}; + assign _zz_283_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}; + assign _zz_284_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}; + assign _zz_285_ = {{_zz_121_,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}},1'b0}; + assign _zz_286_ = {{_zz_123_,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0}; + assign _zz_287_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}; + assign _zz_288_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}; + assign _zz_289_ = (writeBack_MEMORY_WR ? (3'b111) : (3'b101)); + assign _zz_290_ = (writeBack_MEMORY_WR ? (3'b110) : (3'b100)); + assign _zz_291_ = _zz_148_[2 : 2]; + assign _zz_292_ = _zz_148_[4 : 4]; + assign _zz_293_ = _zz_148_[5 : 5]; + assign _zz_294_ = _zz_148_[11 : 11]; + assign _zz_295_ = _zz_148_[12 : 12]; + assign _zz_296_ = _zz_148_[13 : 13]; + assign _zz_297_ = _zz_148_[14 : 14]; + assign _zz_298_ = _zz_148_[15 : 15]; + assign _zz_299_ = _zz_148_[16 : 16]; + assign _zz_300_ = _zz_148_[21 : 21]; + assign _zz_301_ = _zz_148_[22 : 22]; + assign _zz_302_ = _zz_148_[23 : 23]; + assign _zz_303_ = _zz_148_[24 : 24]; + assign _zz_304_ = _zz_148_[27 : 27]; + assign _zz_305_ = _zz_148_[28 : 28]; + assign _zz_306_ = _zz_148_[29 : 29]; + assign _zz_307_ = _zz_148_[30 : 30]; + assign _zz_308_ = execute_SRC_LESS; + assign _zz_309_ = (3'b100); + assign _zz_310_ = execute_INSTRUCTION[19 : 15]; + assign _zz_311_ = execute_INSTRUCTION[31 : 20]; + assign _zz_312_ = {execute_INSTRUCTION[31 : 25],execute_INSTRUCTION[11 : 7]}; + assign _zz_313_ = ($signed(_zz_314_) + $signed(_zz_317_)); + assign _zz_314_ = ($signed(_zz_315_) + $signed(_zz_316_)); + assign _zz_315_ = execute_SRC1; + assign _zz_316_ = (execute_SRC_USE_SUB_LESS ? (~ execute_SRC2) : execute_SRC2); + assign _zz_317_ = (execute_SRC_USE_SUB_LESS ? _zz_318_ : _zz_319_); + assign _zz_318_ = (32'b00000000000000000000000000000001); + assign _zz_319_ = (32'b00000000000000000000000000000000); + assign _zz_320_ = ($signed(_zz_322_) >>> execute_FullBarrelShifterPlugin_amplitude); + assign _zz_321_ = _zz_320_[31 : 0]; + assign _zz_322_ = {((execute_SHIFT_CTRL == `ShiftCtrlEnum_defaultEncoding_SRA_1) && execute_FullBarrelShifterPlugin_reversed[31]),execute_FullBarrelShifterPlugin_reversed}; + assign _zz_323_ = execute_INSTRUCTION[31 : 20]; + assign _zz_324_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}; + assign _zz_325_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}; + assign _zz_326_ = {_zz_186_,execute_INSTRUCTION[31 : 20]}; + assign _zz_327_ = {{_zz_188_,{{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}},1'b0}; + assign _zz_328_ = {{_zz_190_,{{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}},1'b0}; + assign _zz_329_ = execute_INSTRUCTION[31 : 20]; + assign _zz_330_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}; + assign _zz_331_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}; + assign _zz_332_ = (3'b100); + assign _zz_333_ = (_zz_201_ & (~ _zz_334_)); + assign _zz_334_ = (_zz_201_ - (2'b01)); + assign _zz_335_ = ($signed(_zz_336_) + $signed(_zz_341_)); + assign _zz_336_ = ($signed(_zz_337_) + $signed(_zz_339_)); + assign _zz_337_ = (52'b0000000000000000000000000000000000000000000000000000); + assign _zz_338_ = {1'b0,memory_MUL_LL}; + assign _zz_339_ = {{19{_zz_338_[32]}}, _zz_338_}; + assign _zz_340_ = ({16'd0,memory_MUL_LH} <<< 16); + assign _zz_341_ = {{2{_zz_340_[49]}}, _zz_340_}; + assign _zz_342_ = ({16'd0,memory_MUL_HL} <<< 16); + assign _zz_343_ = {{2{_zz_342_[49]}}, _zz_342_}; + assign _zz_344_ = {{14{writeBack_MUL_LOW[51]}}, writeBack_MUL_LOW}; + assign _zz_345_ = ({32'd0,writeBack_MUL_HH} <<< 32); + assign _zz_346_ = writeBack_MUL_LOW[31 : 0]; + assign _zz_347_ = writeBack_MulPlugin_result[63 : 32]; + assign _zz_348_ = memory_DivPlugin_div_counter_willIncrement; + assign _zz_349_ = {5'd0, _zz_348_}; + assign _zz_350_ = {1'd0, memory_DivPlugin_rs2}; + assign _zz_351_ = {_zz_203_,(! _zz_205_[32])}; + assign _zz_352_ = _zz_205_[31:0]; + assign _zz_353_ = _zz_204_[31:0]; + assign _zz_354_ = _zz_355_; + assign _zz_355_ = _zz_356_; + assign _zz_356_ = ({1'b0,(memory_DivPlugin_div_needRevert ? (~ _zz_206_) : _zz_206_)} + _zz_358_); + assign _zz_357_ = memory_DivPlugin_div_needRevert; + assign _zz_358_ = {32'd0, _zz_357_}; + assign _zz_359_ = _zz_208_; + assign _zz_360_ = {32'd0, _zz_359_}; + assign _zz_361_ = _zz_207_; + assign _zz_362_ = {31'd0, _zz_361_}; + assign _zz_363_ = execute_CsrPlugin_writeData[7 : 7]; + assign _zz_364_ = execute_CsrPlugin_writeData[3 : 3]; + assign _zz_365_ = execute_CsrPlugin_writeData[3 : 3]; + assign _zz_366_ = execute_CsrPlugin_writeData[11 : 11]; + assign _zz_367_ = execute_CsrPlugin_writeData[7 : 7]; + assign _zz_368_ = execute_CsrPlugin_writeData[3 : 3]; + assign _zz_369_ = (iBus_cmd_payload_address >>> 5); + assign _zz_370_ = 1'b1; + assign _zz_371_ = 1'b1; + assign _zz_372_ = {_zz_104_,{_zz_106_,_zz_105_}}; + assign _zz_373_ = decode_INSTRUCTION[31]; + assign _zz_374_ = decode_INSTRUCTION[31]; + assign _zz_375_ = decode_INSTRUCTION[7]; + assign _zz_376_ = (decode_INSTRUCTION & (32'b00000000000000000000000001000100)); + assign _zz_377_ = (32'b00000000000000000000000000000000); + assign _zz_378_ = ((decode_INSTRUCTION & _zz_390_) == (32'b00000000000000000000000000000000)); + assign _zz_379_ = (_zz_391_ == _zz_392_); + assign _zz_380_ = (_zz_393_ == _zz_394_); + assign _zz_381_ = (decode_INSTRUCTION & (32'b00000000000000000000000001011000)); + assign _zz_382_ = (32'b00000000000000000000000000000000); + assign _zz_383_ = (_zz_395_ == _zz_396_); + assign _zz_384_ = {_zz_397_,_zz_398_}; + assign _zz_385_ = (_zz_399_ == _zz_400_); + assign _zz_386_ = (1'b0); + assign _zz_387_ = ({_zz_401_,_zz_402_} != (2'b00)); + assign _zz_388_ = (_zz_403_ != _zz_404_); + assign _zz_389_ = {_zz_405_,{_zz_406_,_zz_407_}}; + assign _zz_390_ = (32'b00000000000000000000000000011000); + assign _zz_391_ = (decode_INSTRUCTION & (32'b00000000000000000110000000000100)); + assign _zz_392_ = (32'b00000000000000000010000000000000); + assign _zz_393_ = (decode_INSTRUCTION & (32'b00000000000000000101000000000100)); + assign _zz_394_ = (32'b00000000000000000001000000000000); + assign _zz_395_ = (decode_INSTRUCTION & (32'b00000000000000000000000001000100)); + assign _zz_396_ = (32'b00000000000000000000000001000000); + assign _zz_397_ = ((decode_INSTRUCTION & (32'b00000000000000000010000000010100)) == (32'b00000000000000000010000000010000)); + assign _zz_398_ = ((decode_INSTRUCTION & (32'b01000000000000000000000000110100)) == (32'b01000000000000000000000000110000)); + assign _zz_399_ = (decode_INSTRUCTION & (32'b00000000000000000000000001100100)); + assign _zz_400_ = (32'b00000000000000000000000000100100); + assign _zz_401_ = _zz_152_; + assign _zz_402_ = ((decode_INSTRUCTION & _zz_408_) == (32'b00000000000000000000000000000100)); + assign _zz_403_ = ((decode_INSTRUCTION & _zz_409_) == (32'b00000000000000000000000001000000)); + assign _zz_404_ = (1'b0); + assign _zz_405_ = ({_zz_152_,{_zz_410_,_zz_411_}} != (6'b000000)); + assign _zz_406_ = ({_zz_412_,_zz_413_} != (2'b00)); + assign _zz_407_ = {(_zz_414_ != _zz_415_),{_zz_416_,{_zz_417_,_zz_418_}}}; + assign _zz_408_ = (32'b00000000000000000000000000011100); + assign _zz_409_ = (32'b00000000000000000000000001011000); + assign _zz_410_ = ((decode_INSTRUCTION & _zz_419_) == (32'b00000000000000000001000000010000)); + assign _zz_411_ = {(_zz_420_ == _zz_421_),{_zz_422_,{_zz_423_,_zz_424_}}}; + assign _zz_412_ = ((decode_INSTRUCTION & _zz_425_) == (32'b00000000000000000010000000000000)); + assign _zz_413_ = ((decode_INSTRUCTION & _zz_426_) == (32'b00000000000000000001000000000000)); + assign _zz_414_ = {(_zz_427_ == _zz_428_),(_zz_429_ == _zz_430_)}; + assign _zz_415_ = (2'b00); + assign _zz_416_ = ({_zz_431_,_zz_432_} != (2'b00)); + assign _zz_417_ = ({_zz_433_,_zz_434_} != (2'b00)); + assign _zz_418_ = {(_zz_435_ != _zz_436_),{_zz_437_,{_zz_438_,_zz_439_}}}; + assign _zz_419_ = (32'b00000000000000000001000000010000); + assign _zz_420_ = (decode_INSTRUCTION & (32'b00000000000000000010000000010000)); + assign _zz_421_ = (32'b00000000000000000010000000010000); + assign _zz_422_ = ((decode_INSTRUCTION & _zz_440_) == (32'b00000000000000000000000000010000)); + assign _zz_423_ = (_zz_441_ == _zz_442_); + assign _zz_424_ = (_zz_443_ == _zz_444_); + assign _zz_425_ = (32'b00000000000000000010000000010000); + assign _zz_426_ = (32'b00000000000000000101000000000000); + assign _zz_427_ = (decode_INSTRUCTION & (32'b00000000000000000000000000110100)); + assign _zz_428_ = (32'b00000000000000000000000000100000); + assign _zz_429_ = (decode_INSTRUCTION & (32'b00000000000000000000000001100100)); + assign _zz_430_ = (32'b00000000000000000000000000100000); + assign _zz_431_ = ((decode_INSTRUCTION & _zz_445_) == (32'b00000000000000000001000001010000)); + assign _zz_432_ = ((decode_INSTRUCTION & _zz_446_) == (32'b00000000000000000010000001010000)); + assign _zz_433_ = (_zz_447_ == _zz_448_); + assign _zz_434_ = (_zz_449_ == _zz_450_); + assign _zz_435_ = {_zz_451_,{_zz_452_,_zz_453_}}; + assign _zz_436_ = (3'b000); + assign _zz_437_ = ({_zz_454_,_zz_455_} != (2'b00)); + assign _zz_438_ = (_zz_456_ != _zz_457_); + assign _zz_439_ = {_zz_458_,{_zz_459_,_zz_460_}}; + assign _zz_440_ = (32'b00000000000000000000000001010000); + assign _zz_441_ = (decode_INSTRUCTION & (32'b00000000000000000000000000001100)); + assign _zz_442_ = (32'b00000000000000000000000000000100); + assign _zz_443_ = (decode_INSTRUCTION & (32'b00000000000000000000000000101000)); + assign _zz_444_ = (32'b00000000000000000000000000000000); + assign _zz_445_ = (32'b00000000000000000001000001010000); + assign _zz_446_ = (32'b00000000000000000010000001010000); + assign _zz_447_ = (decode_INSTRUCTION & (32'b00000000000000000111000000110100)); + assign _zz_448_ = (32'b00000000000000000101000000010000); + assign _zz_449_ = (decode_INSTRUCTION & (32'b00000010000000000111000001100100)); + assign _zz_450_ = (32'b00000000000000000101000000100000); + assign _zz_451_ = ((decode_INSTRUCTION & _zz_461_) == (32'b01000000000000000001000000010000)); + assign _zz_452_ = (_zz_462_ == _zz_463_); + assign _zz_453_ = (_zz_464_ == _zz_465_); + assign _zz_454_ = _zz_149_; + assign _zz_455_ = (_zz_466_ == _zz_467_); + assign _zz_456_ = {_zz_149_,_zz_468_}; + assign _zz_457_ = (2'b00); + assign _zz_458_ = (_zz_151_ != (1'b0)); + assign _zz_459_ = (_zz_469_ != _zz_470_); + assign _zz_460_ = {_zz_471_,{_zz_472_,_zz_473_}}; + assign _zz_461_ = (32'b01000000000000000011000001010100); + assign _zz_462_ = (decode_INSTRUCTION & (32'b00000000000000000111000000110100)); + assign _zz_463_ = (32'b00000000000000000001000000010000); + assign _zz_464_ = (decode_INSTRUCTION & (32'b00000010000000000111000001010100)); + assign _zz_465_ = (32'b00000000000000000001000000010000); + assign _zz_466_ = (decode_INSTRUCTION & (32'b00000000000000000000000001110000)); + assign _zz_467_ = (32'b00000000000000000000000000100000); + assign _zz_468_ = ((decode_INSTRUCTION & (32'b00000000000000000000000000100000)) == (32'b00000000000000000000000000000000)); + assign _zz_469_ = _zz_151_; + assign _zz_470_ = (1'b0); + assign _zz_471_ = ({_zz_149_,{_zz_474_,{_zz_475_,_zz_476_}}} != (5'b00000)); + assign _zz_472_ = ((_zz_477_ == _zz_478_) != (1'b0)); + assign _zz_473_ = {(_zz_479_ != (1'b0)),{(_zz_480_ != _zz_481_),{_zz_482_,{_zz_483_,_zz_484_}}}}; + assign _zz_474_ = ((decode_INSTRUCTION & (32'b00000000000000000010000000110000)) == (32'b00000000000000000010000000010000)); + assign _zz_475_ = ((decode_INSTRUCTION & _zz_485_) == (32'b00000000000000000000000000010000)); + assign _zz_476_ = {(_zz_486_ == _zz_487_),(_zz_488_ == _zz_489_)}; + assign _zz_477_ = (decode_INSTRUCTION & (32'b00000000000000000100000001001000)); + assign _zz_478_ = (32'b00000000000000000100000000001000); + assign _zz_479_ = ((decode_INSTRUCTION & (32'b00000000000000000000000000100000)) == (32'b00000000000000000000000000100000)); + assign _zz_480_ = ((decode_INSTRUCTION & _zz_490_) == (32'b00000010000000000000000000110000)); + assign _zz_481_ = (1'b0); + assign _zz_482_ = ((_zz_491_ == _zz_492_) != (1'b0)); + assign _zz_483_ = (_zz_493_ != (1'b0)); + assign _zz_484_ = {(_zz_494_ != _zz_495_),{_zz_496_,{_zz_497_,_zz_498_}}}; + assign _zz_485_ = (32'b00000000000000000001000000110000); + assign _zz_486_ = (decode_INSTRUCTION & (32'b00000010000000000010000001100000)); + assign _zz_487_ = (32'b00000000000000000010000000100000); + assign _zz_488_ = (decode_INSTRUCTION & (32'b00000010000000000011000000100000)); + assign _zz_489_ = (32'b00000000000000000000000000100000); + assign _zz_490_ = (32'b00000010000000000100000001110100); + assign _zz_491_ = (decode_INSTRUCTION & (32'b00000000000000000001000000000000)); + assign _zz_492_ = (32'b00000000000000000001000000000000); + assign _zz_493_ = ((decode_INSTRUCTION & (32'b00000000000000000011000000000000)) == (32'b00000000000000000010000000000000)); + assign _zz_494_ = ((decode_INSTRUCTION & (32'b00000000000000000011000001010000)) == (32'b00000000000000000000000001010000)); + assign _zz_495_ = (1'b0); + assign _zz_496_ = ({(_zz_499_ == _zz_500_),_zz_150_} != (2'b00)); + assign _zz_497_ = ({_zz_501_,_zz_150_} != (2'b00)); + assign _zz_498_ = {({_zz_502_,_zz_503_} != (5'b00000)),{(_zz_504_ != _zz_505_),{_zz_506_,{_zz_507_,_zz_508_}}}}; + assign _zz_499_ = (decode_INSTRUCTION & (32'b00000000000000000000000000010100)); + assign _zz_500_ = (32'b00000000000000000000000000000100); + assign _zz_501_ = ((decode_INSTRUCTION & (32'b00000000000000000000000001000100)) == (32'b00000000000000000000000000000100)); + assign _zz_502_ = ((decode_INSTRUCTION & _zz_509_) == (32'b00000000000000000000000001000000)); + assign _zz_503_ = {_zz_149_,{_zz_510_,{_zz_511_,_zz_512_}}}; + assign _zz_504_ = ((decode_INSTRUCTION & _zz_513_) == (32'b00000010000000000100000000100000)); + assign _zz_505_ = (1'b0); + assign _zz_506_ = ({_zz_514_,{_zz_515_,_zz_516_}} != (3'b000)); + assign _zz_507_ = (_zz_517_ != (1'b0)); + assign _zz_508_ = {(_zz_518_ != _zz_519_),(_zz_520_ != _zz_521_)}; + assign _zz_509_ = (32'b00000000000000000000000001000000); + assign _zz_510_ = ((decode_INSTRUCTION & (32'b00000000000000000100000000100000)) == (32'b00000000000000000100000000100000)); + assign _zz_511_ = ((decode_INSTRUCTION & _zz_522_) == (32'b00000000000000000000000000010000)); + assign _zz_512_ = ((decode_INSTRUCTION & _zz_523_) == (32'b00000000000000000000000000100000)); + assign _zz_513_ = (32'b00000010000000000100000001100100); + assign _zz_514_ = ((decode_INSTRUCTION & (32'b00000000000000000000000001010000)) == (32'b00000000000000000000000001000000)); + assign _zz_515_ = ((decode_INSTRUCTION & _zz_524_) == (32'b00000000000000000000000001000000)); + assign _zz_516_ = ((decode_INSTRUCTION & _zz_525_) == (32'b00000000000000000000000000000000)); + assign _zz_517_ = ((decode_INSTRUCTION & (32'b00000000000000000101000001001000)) == (32'b00000000000000000001000000001000)); + assign _zz_518_ = ((decode_INSTRUCTION & _zz_526_) == (32'b00000000000000000100000000010000)); + assign _zz_519_ = (1'b0); + assign _zz_520_ = ((decode_INSTRUCTION & _zz_527_) == (32'b00000000000000000010000000010000)); + assign _zz_521_ = (1'b0); + assign _zz_522_ = (32'b00000000000000000000000000110000); + assign _zz_523_ = (32'b00000010000000000000000000100000); + assign _zz_524_ = (32'b00000000000000000011000001000000); + assign _zz_525_ = (32'b00000000000000000000000000111000); + assign _zz_526_ = (32'b00000000000000000100000000010100); + assign _zz_527_ = (32'b00000000000000000110000000010100); + assign _zz_528_ = (32'b00000000000000000001000001111111); + assign _zz_529_ = (decode_INSTRUCTION & (32'b00000000000000000010000001111111)); + assign _zz_530_ = (32'b00000000000000000010000001110011); + assign _zz_531_ = ((decode_INSTRUCTION & (32'b00000000000000000100000001111111)) == (32'b00000000000000000100000001100011)); + assign _zz_532_ = ((decode_INSTRUCTION & (32'b00000000000000000010000001111111)) == (32'b00000000000000000010000000010011)); + assign _zz_533_ = {((decode_INSTRUCTION & (32'b00000000000000000110000000111111)) == (32'b00000000000000000000000000100011)),{((decode_INSTRUCTION & (32'b00000000000000000010000001111111)) == (32'b00000000000000000000000000000011)),{((decode_INSTRUCTION & _zz_534_) == (32'b00000000000000000000000000000011)),{(_zz_535_ == _zz_536_),{_zz_537_,{_zz_538_,_zz_539_}}}}}}; + assign _zz_534_ = (32'b00000000000000000101000001011111); + assign _zz_535_ = (decode_INSTRUCTION & (32'b00000000000000000111000001111011)); + assign _zz_536_ = (32'b00000000000000000000000001100011); + assign _zz_537_ = ((decode_INSTRUCTION & (32'b00000000000000000110000001111111)) == (32'b00000000000000000000000000001111)); + assign _zz_538_ = ((decode_INSTRUCTION & (32'b11111100000000000000000001111111)) == (32'b00000000000000000000000000110011)); + assign _zz_539_ = {((decode_INSTRUCTION & (32'b00000001111100000111000001111111)) == (32'b00000000000000000101000000001111)),{((decode_INSTRUCTION & (32'b10111100000000000111000001111111)) == (32'b00000000000000000101000000010011)),{((decode_INSTRUCTION & _zz_540_) == (32'b00000000000000000001000000010011)),{(_zz_541_ == _zz_542_),{_zz_543_,_zz_544_}}}}}; + assign _zz_540_ = (32'b11111100000000000011000001111111); + assign _zz_541_ = (decode_INSTRUCTION & (32'b10111110000000000111000001111111)); + assign _zz_542_ = (32'b00000000000000000101000000110011); + assign _zz_543_ = ((decode_INSTRUCTION & (32'b10111110000000000111000001111111)) == (32'b00000000000000000000000000110011)); + assign _zz_544_ = ((decode_INSTRUCTION & (32'b11011111111111111111111111111111)) == (32'b00010000001000000000000001110011)); + assign _zz_545_ = execute_INSTRUCTION[31]; + assign _zz_546_ = execute_INSTRUCTION[31]; + assign _zz_547_ = execute_INSTRUCTION[7]; + always @ (posedge clk) begin + if(_zz_61_) begin + RegFilePlugin_regFile[lastStageRegFileWrite_payload_address] <= lastStageRegFileWrite_payload_data; + end + end + + always @ (posedge clk) begin + if(_zz_370_) begin + _zz_241_ <= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress1]; + end + end + + always @ (posedge clk) begin + if(_zz_371_) begin + _zz_242_ <= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress2]; + end + end + + InstructionCache IBusCachedPlugin_cache ( + .io_flush(_zz_221_), + .io_cpu_prefetch_isValid(_zz_222_), + .io_cpu_prefetch_haltIt(IBusCachedPlugin_cache_io_cpu_prefetch_haltIt), + .io_cpu_prefetch_pc(IBusCachedPlugin_iBusRsp_stages_0_input_payload), + .io_cpu_fetch_isValid(_zz_223_), + .io_cpu_fetch_isStuck(_zz_224_), + .io_cpu_fetch_isRemoved(_zz_225_), + .io_cpu_fetch_pc(IBusCachedPlugin_iBusRsp_stages_1_input_payload), + .io_cpu_fetch_data(IBusCachedPlugin_cache_io_cpu_fetch_data), + .io_cpu_fetch_dataBypassValid(IBusCachedPlugin_s1_tightlyCoupledHit), + .io_cpu_fetch_dataBypass(_zz_226_), + .io_cpu_fetch_mmuBus_cmd_isValid(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid), + .io_cpu_fetch_mmuBus_cmd_virtualAddress(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress), + .io_cpu_fetch_mmuBus_cmd_bypassTranslation(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation), + .io_cpu_fetch_mmuBus_rsp_physicalAddress(IBusCachedPlugin_mmuBus_rsp_physicalAddress), + .io_cpu_fetch_mmuBus_rsp_isIoAccess(IBusCachedPlugin_mmuBus_rsp_isIoAccess), + .io_cpu_fetch_mmuBus_rsp_allowRead(IBusCachedPlugin_mmuBus_rsp_allowRead), + .io_cpu_fetch_mmuBus_rsp_allowWrite(IBusCachedPlugin_mmuBus_rsp_allowWrite), + .io_cpu_fetch_mmuBus_rsp_allowExecute(IBusCachedPlugin_mmuBus_rsp_allowExecute), + .io_cpu_fetch_mmuBus_rsp_exception(IBusCachedPlugin_mmuBus_rsp_exception), + .io_cpu_fetch_mmuBus_rsp_refilling(IBusCachedPlugin_mmuBus_rsp_refilling), + .io_cpu_fetch_mmuBus_end(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_end), + .io_cpu_fetch_mmuBus_busy(IBusCachedPlugin_mmuBus_busy), + .io_cpu_fetch_physicalAddress(IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress), + .io_cpu_fetch_haltIt(IBusCachedPlugin_cache_io_cpu_fetch_haltIt), + .io_cpu_decode_isValid(_zz_227_), + .io_cpu_decode_isStuck(_zz_228_), + .io_cpu_decode_pc(IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload), + .io_cpu_decode_physicalAddress(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress), + .io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data), + .io_cpu_decode_cacheMiss(IBusCachedPlugin_cache_io_cpu_decode_cacheMiss), + .io_cpu_decode_error(IBusCachedPlugin_cache_io_cpu_decode_error), + .io_cpu_decode_mmuRefilling(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling), + .io_cpu_decode_mmuException(IBusCachedPlugin_cache_io_cpu_decode_mmuException), + .io_cpu_decode_isUser(_zz_229_), + .io_cpu_fill_valid(_zz_230_), + .io_cpu_fill_payload(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress), + .io_mem_cmd_valid(IBusCachedPlugin_cache_io_mem_cmd_valid), + .io_mem_cmd_ready(iBus_cmd_ready), + .io_mem_cmd_payload_address(IBusCachedPlugin_cache_io_mem_cmd_payload_address), + .io_mem_cmd_payload_size(IBusCachedPlugin_cache_io_mem_cmd_payload_size), + .io_mem_rsp_valid(iBus_rsp_valid), + .io_mem_rsp_payload_data(iBus_rsp_payload_data), + .io_mem_rsp_payload_error(iBus_rsp_payload_error), + .clk(clk), + .reset(reset) + ); + DataCache dataCache_1_ ( + .io_cpu_execute_isValid(_zz_231_), + .io_cpu_execute_address(_zz_232_), + .io_cpu_execute_args_wr(execute_MEMORY_WR), + .io_cpu_execute_args_data(_zz_143_), + .io_cpu_execute_args_size(execute_DBusCachedPlugin_size), + .io_cpu_memory_isValid(_zz_233_), + .io_cpu_memory_isStuck(memory_arbitration_isStuck), + .io_cpu_memory_isRemoved(memory_arbitration_removeIt), + .io_cpu_memory_isWrite(dataCache_1__io_cpu_memory_isWrite), + .io_cpu_memory_address(_zz_234_), + .io_cpu_memory_mmuBus_cmd_isValid(dataCache_1__io_cpu_memory_mmuBus_cmd_isValid), + .io_cpu_memory_mmuBus_cmd_virtualAddress(dataCache_1__io_cpu_memory_mmuBus_cmd_virtualAddress), + .io_cpu_memory_mmuBus_cmd_bypassTranslation(dataCache_1__io_cpu_memory_mmuBus_cmd_bypassTranslation), + .io_cpu_memory_mmuBus_rsp_physicalAddress(DBusCachedPlugin_mmuBus_rsp_physicalAddress), + .io_cpu_memory_mmuBus_rsp_isIoAccess(_zz_235_), + .io_cpu_memory_mmuBus_rsp_allowRead(DBusCachedPlugin_mmuBus_rsp_allowRead), + .io_cpu_memory_mmuBus_rsp_allowWrite(DBusCachedPlugin_mmuBus_rsp_allowWrite), + .io_cpu_memory_mmuBus_rsp_allowExecute(DBusCachedPlugin_mmuBus_rsp_allowExecute), + .io_cpu_memory_mmuBus_rsp_exception(DBusCachedPlugin_mmuBus_rsp_exception), + .io_cpu_memory_mmuBus_rsp_refilling(DBusCachedPlugin_mmuBus_rsp_refilling), + .io_cpu_memory_mmuBus_end(dataCache_1__io_cpu_memory_mmuBus_end), + .io_cpu_memory_mmuBus_busy(DBusCachedPlugin_mmuBus_busy), + .io_cpu_writeBack_isValid(_zz_236_), + .io_cpu_writeBack_isStuck(writeBack_arbitration_isStuck), + .io_cpu_writeBack_isUser(_zz_237_), + .io_cpu_writeBack_haltIt(dataCache_1__io_cpu_writeBack_haltIt), + .io_cpu_writeBack_isWrite(dataCache_1__io_cpu_writeBack_isWrite), + .io_cpu_writeBack_data(dataCache_1__io_cpu_writeBack_data), + .io_cpu_writeBack_address(_zz_238_), + .io_cpu_writeBack_mmuException(dataCache_1__io_cpu_writeBack_mmuException), + .io_cpu_writeBack_unalignedAccess(dataCache_1__io_cpu_writeBack_unalignedAccess), + .io_cpu_writeBack_accessError(dataCache_1__io_cpu_writeBack_accessError), + .io_cpu_redo(dataCache_1__io_cpu_redo), + .io_cpu_flush_valid(_zz_239_), + .io_cpu_flush_ready(dataCache_1__io_cpu_flush_ready), + .io_mem_cmd_valid(dataCache_1__io_mem_cmd_valid), + .io_mem_cmd_ready(_zz_240_), + .io_mem_cmd_payload_wr(dataCache_1__io_mem_cmd_payload_wr), + .io_mem_cmd_payload_address(dataCache_1__io_mem_cmd_payload_address), + .io_mem_cmd_payload_data(dataCache_1__io_mem_cmd_payload_data), + .io_mem_cmd_payload_mask(dataCache_1__io_mem_cmd_payload_mask), + .io_mem_cmd_payload_length(dataCache_1__io_mem_cmd_payload_length), + .io_mem_cmd_payload_last(dataCache_1__io_mem_cmd_payload_last), + .io_mem_rsp_valid(dBus_rsp_valid), + .io_mem_rsp_payload_data(dBus_rsp_payload_data), + .io_mem_rsp_payload_error(dBus_rsp_payload_error), + .clk(clk), + .reset(reset) + ); + always @(*) begin + case(_zz_372_) + 3'b000 : begin + _zz_243_ = DBusCachedPlugin_redoBranch_payload; + end + 3'b001 : begin + _zz_243_ = CsrPlugin_jumpInterface_payload; + end + 3'b010 : begin + _zz_243_ = BranchPlugin_jumpInterface_payload; + end + 3'b011 : begin + _zz_243_ = IBusCachedPlugin_redoBranch_payload; + end + default : begin + _zz_243_ = IBusCachedPlugin_pcs_4; + end + endcase + end + + `ifndef SYNTHESIS + always @(*) begin + case(decode_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : decode_SRC1_CTRL_string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : decode_SRC1_CTRL_string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : decode_SRC1_CTRL_string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : decode_SRC1_CTRL_string = "URS1 "; + default : decode_SRC1_CTRL_string = "????????????"; + endcase + end + always @(*) begin + case(_zz_1_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_1__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_1__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_1__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_1__string = "URS1 "; + default : _zz_1__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_2_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_2__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_2__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_2__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_2__string = "URS1 "; + default : _zz_2__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_3_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_3__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_3__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_3__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_3__string = "URS1 "; + default : _zz_3__string = "????????????"; + endcase + end + always @(*) begin + case(decode_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : decode_ALU_BITWISE_CTRL_string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : decode_ALU_BITWISE_CTRL_string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : decode_ALU_BITWISE_CTRL_string = "AND_1"; + default : decode_ALU_BITWISE_CTRL_string = "?????"; + endcase + end + always @(*) begin + case(_zz_4_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_4__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_4__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_4__string = "AND_1"; + default : _zz_4__string = "?????"; + endcase + end + always @(*) begin + case(_zz_5_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_5__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_5__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_5__string = "AND_1"; + default : _zz_5__string = "?????"; + endcase + end + always @(*) begin + case(_zz_6_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_6__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_6__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_6__string = "AND_1"; + default : _zz_6__string = "?????"; + endcase + end + always @(*) begin + case(_zz_7_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_7__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_7__string = "XRET"; + default : _zz_7__string = "????"; + endcase + end + always @(*) begin + case(_zz_8_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_8__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_8__string = "XRET"; + default : _zz_8__string = "????"; + endcase + end + always @(*) begin + case(_zz_9_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_9__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_9__string = "XRET"; + default : _zz_9__string = "????"; + endcase + end + always @(*) begin + case(_zz_10_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_10__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_10__string = "XRET"; + default : _zz_10__string = "????"; + endcase + end + always @(*) begin + case(decode_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : decode_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : decode_ENV_CTRL_string = "XRET"; + default : decode_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_11_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_11__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_11__string = "XRET"; + default : _zz_11__string = "????"; + endcase + end + always @(*) begin + case(_zz_12_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_12__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_12__string = "XRET"; + default : _zz_12__string = "????"; + endcase + end + always @(*) begin + case(_zz_13_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_13__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_13__string = "XRET"; + default : _zz_13__string = "????"; + endcase + end + always @(*) begin + case(_zz_14_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_14__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_14__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_14__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_14__string = "JALR"; + default : _zz_14__string = "????"; + endcase + end + always @(*) begin + case(_zz_15_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_15__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_15__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_15__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_15__string = "JALR"; + default : _zz_15__string = "????"; + endcase + end + always @(*) begin + case(decode_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : decode_SRC2_CTRL_string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : decode_SRC2_CTRL_string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : decode_SRC2_CTRL_string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : decode_SRC2_CTRL_string = "PC "; + default : decode_SRC2_CTRL_string = "???"; + endcase + end + always @(*) begin + case(_zz_16_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_16__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_16__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_16__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_16__string = "PC "; + default : _zz_16__string = "???"; + endcase + end + always @(*) begin + case(_zz_17_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_17__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_17__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_17__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_17__string = "PC "; + default : _zz_17__string = "???"; + endcase + end + always @(*) begin + case(_zz_18_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_18__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_18__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_18__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_18__string = "PC "; + default : _zz_18__string = "???"; + endcase + end + always @(*) begin + case(decode_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_ADD_SUB : decode_ALU_CTRL_string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : decode_ALU_CTRL_string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : decode_ALU_CTRL_string = "BITWISE "; + default : decode_ALU_CTRL_string = "????????"; + endcase + end + always @(*) begin + case(_zz_19_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_19__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_19__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_19__string = "BITWISE "; + default : _zz_19__string = "????????"; + endcase + end + always @(*) begin + case(_zz_20_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_20__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_20__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_20__string = "BITWISE "; + default : _zz_20__string = "????????"; + endcase + end + always @(*) begin + case(_zz_21_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_21__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_21__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_21__string = "BITWISE "; + default : _zz_21__string = "????????"; + endcase + end + always @(*) begin + case(_zz_22_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_22__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_22__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_22__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_22__string = "SRA_1 "; + default : _zz_22__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_23_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_23__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_23__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_23__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_23__string = "SRA_1 "; + default : _zz_23__string = "?????????"; + endcase + end + always @(*) begin + case(decode_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : decode_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : decode_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : decode_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : decode_SHIFT_CTRL_string = "SRA_1 "; + default : decode_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(_zz_24_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_24__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_24__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_24__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_24__string = "SRA_1 "; + default : _zz_24__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_25_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_25__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_25__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_25__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_25__string = "SRA_1 "; + default : _zz_25__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_26_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_26__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_26__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_26__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_26__string = "SRA_1 "; + default : _zz_26__string = "?????????"; + endcase + end + always @(*) begin + case(memory_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : memory_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : memory_ENV_CTRL_string = "XRET"; + default : memory_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_32_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_32__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_32__string = "XRET"; + default : _zz_32__string = "????"; + endcase + end + always @(*) begin + case(execute_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : execute_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : execute_ENV_CTRL_string = "XRET"; + default : execute_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_33_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_33__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_33__string = "XRET"; + default : _zz_33__string = "????"; + endcase + end + always @(*) begin + case(writeBack_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : writeBack_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : writeBack_ENV_CTRL_string = "XRET"; + default : writeBack_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_36_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_36__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_36__string = "XRET"; + default : _zz_36__string = "????"; + endcase + end + always @(*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : execute_BRANCH_CTRL_string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : execute_BRANCH_CTRL_string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : execute_BRANCH_CTRL_string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : execute_BRANCH_CTRL_string = "JALR"; + default : execute_BRANCH_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_39_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_39__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_39__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_39__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_39__string = "JALR"; + default : _zz_39__string = "????"; + endcase + end + always @(*) begin + case(memory_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : memory_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : memory_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : memory_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : memory_SHIFT_CTRL_string = "SRA_1 "; + default : memory_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(_zz_44_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_44__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_44__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_44__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_44__string = "SRA_1 "; + default : _zz_44__string = "?????????"; + endcase + end + always @(*) begin + case(execute_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : execute_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : execute_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : execute_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : execute_SHIFT_CTRL_string = "SRA_1 "; + default : execute_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(_zz_46_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_46__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_46__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_46__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_46__string = "SRA_1 "; + default : _zz_46__string = "?????????"; + endcase + end + always @(*) begin + case(execute_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : execute_SRC2_CTRL_string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : execute_SRC2_CTRL_string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : execute_SRC2_CTRL_string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : execute_SRC2_CTRL_string = "PC "; + default : execute_SRC2_CTRL_string = "???"; + endcase + end + always @(*) begin + case(_zz_51_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_51__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_51__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_51__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_51__string = "PC "; + default : _zz_51__string = "???"; + endcase + end + always @(*) begin + case(execute_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : execute_SRC1_CTRL_string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : execute_SRC1_CTRL_string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : execute_SRC1_CTRL_string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : execute_SRC1_CTRL_string = "URS1 "; + default : execute_SRC1_CTRL_string = "????????????"; + endcase + end + always @(*) begin + case(_zz_53_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_53__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_53__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_53__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_53__string = "URS1 "; + default : _zz_53__string = "????????????"; + endcase + end + always @(*) begin + case(execute_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_ADD_SUB : execute_ALU_CTRL_string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : execute_ALU_CTRL_string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : execute_ALU_CTRL_string = "BITWISE "; + default : execute_ALU_CTRL_string = "????????"; + endcase + end + always @(*) begin + case(_zz_56_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_56__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_56__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_56__string = "BITWISE "; + default : _zz_56__string = "????????"; + endcase + end + always @(*) begin + case(execute_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : execute_ALU_BITWISE_CTRL_string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : execute_ALU_BITWISE_CTRL_string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : execute_ALU_BITWISE_CTRL_string = "AND_1"; + default : execute_ALU_BITWISE_CTRL_string = "?????"; + endcase + end + always @(*) begin + case(_zz_58_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_58__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_58__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_58__string = "AND_1"; + default : _zz_58__string = "?????"; + endcase + end + always @(*) begin + case(_zz_68_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_68__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_68__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_68__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_68__string = "JALR"; + default : _zz_68__string = "????"; + endcase + end + always @(*) begin + case(_zz_73_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_73__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_73__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_73__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_73__string = "SRA_1 "; + default : _zz_73__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_74_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_74__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_74__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_74__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_74__string = "PC "; + default : _zz_74__string = "???"; + endcase + end + always @(*) begin + case(_zz_81_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_81__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_81__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_81__string = "AND_1"; + default : _zz_81__string = "?????"; + endcase + end + always @(*) begin + case(_zz_82_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_82__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_82__string = "XRET"; + default : _zz_82__string = "????"; + endcase + end + always @(*) begin + case(_zz_83_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_83__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_83__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_83__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_83__string = "URS1 "; + default : _zz_83__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_87_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_87__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_87__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_87__string = "BITWISE "; + default : _zz_87__string = "????????"; + endcase + end + always @(*) begin + case(decode_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : decode_BRANCH_CTRL_string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : decode_BRANCH_CTRL_string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : decode_BRANCH_CTRL_string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : decode_BRANCH_CTRL_string = "JALR"; + default : decode_BRANCH_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_95_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_95__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_95__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_95__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_95__string = "JALR"; + default : _zz_95__string = "????"; + endcase + end + always @(*) begin + case(_zz_153_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_153__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_153__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_153__string = "BITWISE "; + default : _zz_153__string = "????????"; + endcase + end + always @(*) begin + case(_zz_154_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_154__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_154__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_154__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_154__string = "URS1 "; + default : _zz_154__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_155_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_155__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_155__string = "XRET"; + default : _zz_155__string = "????"; + endcase + end + always @(*) begin + case(_zz_156_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_156__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_156__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_156__string = "AND_1"; + default : _zz_156__string = "?????"; + endcase + end + always @(*) begin + case(_zz_157_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_157__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_157__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_157__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_157__string = "PC "; + default : _zz_157__string = "???"; + endcase + end + always @(*) begin + case(_zz_158_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_158__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_158__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_158__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_158__string = "SRA_1 "; + default : _zz_158__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_159_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_159__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_159__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_159__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_159__string = "JALR"; + default : _zz_159__string = "????"; + endcase + end + always @(*) begin + case(decode_to_execute_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : decode_to_execute_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : decode_to_execute_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : decode_to_execute_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : decode_to_execute_SHIFT_CTRL_string = "SRA_1 "; + default : decode_to_execute_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(execute_to_memory_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : execute_to_memory_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : execute_to_memory_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : execute_to_memory_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : execute_to_memory_SHIFT_CTRL_string = "SRA_1 "; + default : execute_to_memory_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(decode_to_execute_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_ADD_SUB : decode_to_execute_ALU_CTRL_string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : decode_to_execute_ALU_CTRL_string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : decode_to_execute_ALU_CTRL_string = "BITWISE "; + default : decode_to_execute_ALU_CTRL_string = "????????"; + endcase + end + always @(*) begin + case(decode_to_execute_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : decode_to_execute_SRC2_CTRL_string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : decode_to_execute_SRC2_CTRL_string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : decode_to_execute_SRC2_CTRL_string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : decode_to_execute_SRC2_CTRL_string = "PC "; + default : decode_to_execute_SRC2_CTRL_string = "???"; + endcase + end + always @(*) begin + case(decode_to_execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : decode_to_execute_BRANCH_CTRL_string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : decode_to_execute_BRANCH_CTRL_string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : decode_to_execute_BRANCH_CTRL_string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : decode_to_execute_BRANCH_CTRL_string = "JALR"; + default : decode_to_execute_BRANCH_CTRL_string = "????"; + endcase + end + always @(*) begin + case(decode_to_execute_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : decode_to_execute_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : decode_to_execute_ENV_CTRL_string = "XRET"; + default : decode_to_execute_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(execute_to_memory_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : execute_to_memory_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : execute_to_memory_ENV_CTRL_string = "XRET"; + default : execute_to_memory_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(memory_to_writeBack_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : memory_to_writeBack_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : memory_to_writeBack_ENV_CTRL_string = "XRET"; + default : memory_to_writeBack_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(decode_to_execute_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : decode_to_execute_ALU_BITWISE_CTRL_string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : decode_to_execute_ALU_BITWISE_CTRL_string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : decode_to_execute_ALU_BITWISE_CTRL_string = "AND_1"; + default : decode_to_execute_ALU_BITWISE_CTRL_string = "?????"; + endcase + end + always @(*) begin + case(decode_to_execute_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : decode_to_execute_SRC1_CTRL_string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : decode_to_execute_SRC1_CTRL_string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : decode_to_execute_SRC1_CTRL_string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : decode_to_execute_SRC1_CTRL_string = "URS1 "; + default : decode_to_execute_SRC1_CTRL_string = "????????????"; + endcase + end + `endif + + assign decode_SRC1_CTRL = _zz_1_; + assign _zz_2_ = _zz_3_; + assign decode_MEMORY_MANAGMENT = _zz_78_; + assign decode_CSR_READ_OPCODE = _zz_34_; + assign decode_ALU_BITWISE_CTRL = _zz_4_; + assign _zz_5_ = _zz_6_; + assign decode_CSR_WRITE_OPCODE = _zz_35_; + assign decode_SRC2_FORCE_ZERO = _zz_55_; + assign execute_BRANCH_DO = _zz_38_; + assign execute_SHIFT_RIGHT = _zz_45_; + assign _zz_7_ = _zz_8_; + assign _zz_9_ = _zz_10_; + assign decode_ENV_CTRL = _zz_11_; + assign _zz_12_ = _zz_13_; + assign _zz_14_ = _zz_15_; + assign decode_IS_DIV = _zz_85_; + assign decode_SRC2_CTRL = _zz_16_; + assign _zz_17_ = _zz_18_; + assign decode_IS_RS1_SIGNED = _zz_76_; + assign decode_SRC_LESS_UNSIGNED = _zz_70_; + assign memory_MEMORY_WR = execute_to_memory_MEMORY_WR; + assign decode_MEMORY_WR = _zz_79_; + assign decode_PREDICTION_HAD_BRANCHED2 = _zz_41_; + assign decode_IS_RS2_SIGNED = _zz_75_; + assign memory_MUL_HH = execute_to_memory_MUL_HH; + assign execute_MUL_HH = _zz_28_; + assign execute_MUL_HL = _zz_29_; + assign decode_BYPASSABLE_EXECUTE_STAGE = _zz_77_; + assign memory_MEMORY_ADDRESS_LOW = execute_to_memory_MEMORY_ADDRESS_LOW; + assign execute_MEMORY_ADDRESS_LOW = _zz_90_; + assign execute_REGFILE_WRITE_DATA = _zz_57_; + assign memory_MUL_LOW = _zz_27_; + assign decode_ALU_CTRL = _zz_19_; + assign _zz_20_ = _zz_21_; + assign execute_BRANCH_CALC = _zz_37_; + assign execute_MUL_LL = _zz_31_; + assign decode_IS_CSR = _zz_72_; + assign memory_PC = execute_to_memory_PC; + assign execute_BYPASSABLE_MEMORY_STAGE = decode_to_execute_BYPASSABLE_MEMORY_STAGE; + assign decode_BYPASSABLE_MEMORY_STAGE = _zz_84_; + assign _zz_22_ = _zz_23_; + assign decode_SHIFT_CTRL = _zz_24_; + assign _zz_25_ = _zz_26_; + assign execute_MUL_LH = _zz_30_; + assign writeBack_FORMAL_PC_NEXT = memory_to_writeBack_FORMAL_PC_NEXT; + assign memory_FORMAL_PC_NEXT = execute_to_memory_FORMAL_PC_NEXT; + assign execute_FORMAL_PC_NEXT = decode_to_execute_FORMAL_PC_NEXT; + assign decode_FORMAL_PC_NEXT = _zz_98_; + assign memory_IS_MUL = execute_to_memory_IS_MUL; + assign execute_IS_MUL = decode_to_execute_IS_MUL; + assign decode_IS_MUL = _zz_80_; + assign execute_IS_RS1_SIGNED = decode_to_execute_IS_RS1_SIGNED; + assign execute_IS_DIV = decode_to_execute_IS_DIV; + assign execute_IS_RS2_SIGNED = decode_to_execute_IS_RS2_SIGNED; + assign memory_IS_DIV = execute_to_memory_IS_DIV; + assign writeBack_IS_MUL = memory_to_writeBack_IS_MUL; + assign writeBack_MUL_HH = memory_to_writeBack_MUL_HH; + assign writeBack_MUL_LOW = memory_to_writeBack_MUL_LOW; + assign memory_MUL_HL = execute_to_memory_MUL_HL; + assign memory_MUL_LH = execute_to_memory_MUL_LH; + assign memory_MUL_LL = execute_to_memory_MUL_LL; + assign execute_CSR_READ_OPCODE = decode_to_execute_CSR_READ_OPCODE; + assign execute_CSR_WRITE_OPCODE = decode_to_execute_CSR_WRITE_OPCODE; + assign execute_IS_CSR = decode_to_execute_IS_CSR; + assign memory_ENV_CTRL = _zz_32_; + assign execute_ENV_CTRL = _zz_33_; + assign writeBack_ENV_CTRL = _zz_36_; + assign memory_BRANCH_CALC = execute_to_memory_BRANCH_CALC; + assign memory_BRANCH_DO = execute_to_memory_BRANCH_DO; + assign execute_PC = decode_to_execute_PC; + assign execute_PREDICTION_HAD_BRANCHED2 = decode_to_execute_PREDICTION_HAD_BRANCHED2; + assign execute_RS1 = decode_to_execute_RS1; + assign execute_BRANCH_COND_RESULT = _zz_40_; + assign execute_BRANCH_CTRL = _zz_39_; + assign decode_RS2_USE = _zz_71_; + assign decode_RS1_USE = _zz_64_; + always @ (*) begin + _zz_42_ = execute_REGFILE_WRITE_DATA; + if(_zz_244_)begin + _zz_42_ = execute_CsrPlugin_readData; + end + end + + assign execute_REGFILE_WRITE_VALID = decode_to_execute_REGFILE_WRITE_VALID; + assign execute_BYPASSABLE_EXECUTE_STAGE = decode_to_execute_BYPASSABLE_EXECUTE_STAGE; + assign memory_REGFILE_WRITE_VALID = execute_to_memory_REGFILE_WRITE_VALID; + assign memory_INSTRUCTION = execute_to_memory_INSTRUCTION; + assign memory_BYPASSABLE_MEMORY_STAGE = execute_to_memory_BYPASSABLE_MEMORY_STAGE; + assign writeBack_REGFILE_WRITE_VALID = memory_to_writeBack_REGFILE_WRITE_VALID; + always @ (*) begin + decode_RS2 = _zz_62_; + if(_zz_173_)begin + if((_zz_174_ == decode_INSTRUCTION[24 : 20]))begin + decode_RS2 = _zz_175_; + end + end + if(_zz_245_)begin + if(_zz_246_)begin + if(_zz_177_)begin + decode_RS2 = _zz_89_; + end + end + end + if(_zz_247_)begin + if(memory_BYPASSABLE_MEMORY_STAGE)begin + if(_zz_179_)begin + decode_RS2 = _zz_43_; + end + end + end + if(_zz_248_)begin + if(execute_BYPASSABLE_EXECUTE_STAGE)begin + if(_zz_181_)begin + decode_RS2 = _zz_42_; + end + end + end + end + + always @ (*) begin + decode_RS1 = _zz_63_; + if(_zz_173_)begin + if((_zz_174_ == decode_INSTRUCTION[19 : 15]))begin + decode_RS1 = _zz_175_; + end + end + if(_zz_245_)begin + if(_zz_246_)begin + if(_zz_176_)begin + decode_RS1 = _zz_89_; + end + end + end + if(_zz_247_)begin + if(memory_BYPASSABLE_MEMORY_STAGE)begin + if(_zz_178_)begin + decode_RS1 = _zz_43_; + end + end + end + if(_zz_248_)begin + if(execute_BYPASSABLE_EXECUTE_STAGE)begin + if(_zz_180_)begin + decode_RS1 = _zz_42_; + end + end + end + end + + assign memory_SHIFT_RIGHT = execute_to_memory_SHIFT_RIGHT; + always @ (*) begin + _zz_43_ = memory_REGFILE_WRITE_DATA; + if(memory_arbitration_isValid)begin + case(memory_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_SLL_1 : begin + _zz_43_ = _zz_169_; + end + `ShiftCtrlEnum_defaultEncoding_SRL_1, `ShiftCtrlEnum_defaultEncoding_SRA_1 : begin + _zz_43_ = memory_SHIFT_RIGHT; + end + default : begin + end + endcase + end + if(_zz_249_)begin + _zz_43_ = memory_DivPlugin_div_result; + end + end + + assign memory_SHIFT_CTRL = _zz_44_; + assign execute_SHIFT_CTRL = _zz_46_; + assign execute_SRC_LESS_UNSIGNED = decode_to_execute_SRC_LESS_UNSIGNED; + assign execute_SRC2_FORCE_ZERO = decode_to_execute_SRC2_FORCE_ZERO; + assign execute_SRC_USE_SUB_LESS = decode_to_execute_SRC_USE_SUB_LESS; + assign _zz_50_ = execute_PC; + assign execute_SRC2_CTRL = _zz_51_; + assign execute_SRC1_CTRL = _zz_53_; + assign decode_SRC_USE_SUB_LESS = _zz_66_; + assign decode_SRC_ADD_ZERO = _zz_67_; + assign execute_SRC_ADD_SUB = _zz_49_; + assign execute_SRC_LESS = _zz_47_; + assign execute_ALU_CTRL = _zz_56_; + assign execute_SRC2 = _zz_52_; + assign execute_SRC1 = _zz_54_; + assign execute_ALU_BITWISE_CTRL = _zz_58_; + assign _zz_59_ = writeBack_INSTRUCTION; + assign _zz_60_ = writeBack_REGFILE_WRITE_VALID; + always @ (*) begin + _zz_61_ = 1'b0; + if(lastStageRegFileWrite_valid)begin + _zz_61_ = 1'b1; + end + end + + assign decode_INSTRUCTION_ANTICIPATED = _zz_94_; + always @ (*) begin + decode_REGFILE_WRITE_VALID = _zz_69_; + if((decode_INSTRUCTION[11 : 7] == (5'b00000)))begin + decode_REGFILE_WRITE_VALID = 1'b0; + end + end + + assign decode_LEGAL_INSTRUCTION = _zz_88_; + assign decode_INSTRUCTION_READY = 1'b1; + always @ (*) begin + _zz_89_ = writeBack_REGFILE_WRITE_DATA; + if((writeBack_arbitration_isValid && writeBack_MEMORY_ENABLE))begin + _zz_89_ = writeBack_DBusCachedPlugin_rspFormated; + end + if((writeBack_arbitration_isValid && writeBack_IS_MUL))begin + case(_zz_277_) + 2'b00 : begin + _zz_89_ = _zz_346_; + end + default : begin + _zz_89_ = _zz_347_; + end + endcase + end + end + + assign writeBack_MEMORY_ADDRESS_LOW = memory_to_writeBack_MEMORY_ADDRESS_LOW; + assign writeBack_MEMORY_WR = memory_to_writeBack_MEMORY_WR; + assign writeBack_REGFILE_WRITE_DATA = memory_to_writeBack_REGFILE_WRITE_DATA; + assign writeBack_MEMORY_ENABLE = memory_to_writeBack_MEMORY_ENABLE; + assign memory_REGFILE_WRITE_DATA = execute_to_memory_REGFILE_WRITE_DATA; + assign memory_MEMORY_ENABLE = execute_to_memory_MEMORY_ENABLE; + assign execute_MEMORY_MANAGMENT = decode_to_execute_MEMORY_MANAGMENT; + assign execute_RS2 = decode_to_execute_RS2; + assign execute_MEMORY_WR = decode_to_execute_MEMORY_WR; + assign execute_SRC_ADD = _zz_48_; + assign execute_MEMORY_ENABLE = decode_to_execute_MEMORY_ENABLE; + assign execute_INSTRUCTION = decode_to_execute_INSTRUCTION; + assign decode_MEMORY_ENABLE = _zz_65_; + assign decode_FLUSH_ALL = _zz_86_; + always @ (*) begin + IBusCachedPlugin_rsp_issueDetected = _zz_91_; + if(_zz_250_)begin + IBusCachedPlugin_rsp_issueDetected = 1'b1; + end + end + + always @ (*) begin + _zz_91_ = _zz_92_; + if(_zz_251_)begin + _zz_91_ = 1'b1; + end + end + + always @ (*) begin + _zz_92_ = _zz_93_; + if(_zz_252_)begin + _zz_92_ = 1'b1; + end + end + + always @ (*) begin + _zz_93_ = 1'b0; + if(_zz_253_)begin + _zz_93_ = 1'b1; + end + end + + assign decode_BRANCH_CTRL = _zz_95_; + assign decode_INSTRUCTION = _zz_99_; + always @ (*) begin + _zz_96_ = memory_FORMAL_PC_NEXT; + if(BranchPlugin_jumpInterface_valid)begin + _zz_96_ = BranchPlugin_jumpInterface_payload; + end + end + + always @ (*) begin + _zz_97_ = decode_FORMAL_PC_NEXT; + if(IBusCachedPlugin_predictionJumpInterface_valid)begin + _zz_97_ = IBusCachedPlugin_pcs_4; + end + if(IBusCachedPlugin_redoBranch_valid)begin + _zz_97_ = IBusCachedPlugin_redoBranch_payload; + end + end + + assign decode_PC = _zz_100_; + assign writeBack_PC = memory_to_writeBack_PC; + assign writeBack_INSTRUCTION = memory_to_writeBack_INSTRUCTION; + always @ (*) begin + decode_arbitration_haltItself = 1'b0; + if(((DBusCachedPlugin_mmuBus_busy && decode_arbitration_isValid) && decode_MEMORY_ENABLE))begin + decode_arbitration_haltItself = 1'b1; + end + end + + always @ (*) begin + decode_arbitration_haltByOther = 1'b0; + if((decode_arbitration_isValid && (_zz_170_ || _zz_171_)))begin + decode_arbitration_haltByOther = 1'b1; + end + if((CsrPlugin_interrupt_valid && CsrPlugin_allowInterrupts))begin + decode_arbitration_haltByOther = decode_arbitration_isValid; + end + if(({(writeBack_arbitration_isValid && (writeBack_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)),{(memory_arbitration_isValid && (memory_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)),(execute_arbitration_isValid && (execute_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET))}} != (3'b000)))begin + decode_arbitration_haltByOther = 1'b1; + end + end + + always @ (*) begin + decode_arbitration_removeIt = 1'b0; + if(_zz_254_)begin + decode_arbitration_removeIt = 1'b1; + end + if(decode_arbitration_isFlushed)begin + decode_arbitration_removeIt = 1'b1; + end + end + + assign decode_arbitration_flushAll = 1'b0; + always @ (*) begin + execute_arbitration_haltItself = 1'b0; + if((_zz_239_ && (! dataCache_1__io_cpu_flush_ready)))begin + execute_arbitration_haltItself = 1'b1; + end + if(((dataCache_1__io_cpu_redo && execute_arbitration_isValid) && execute_MEMORY_ENABLE))begin + execute_arbitration_haltItself = 1'b1; + end + if(_zz_244_)begin + if(execute_CsrPlugin_blockedBySideEffects)begin + execute_arbitration_haltItself = 1'b1; + end + end + end + + assign execute_arbitration_haltByOther = 1'b0; + always @ (*) begin + execute_arbitration_removeIt = 1'b0; + if(execute_arbitration_isFlushed)begin + execute_arbitration_removeIt = 1'b1; + end + end + + always @ (*) begin + execute_arbitration_flushAll = 1'b0; + if(BranchPlugin_jumpInterface_valid)begin + execute_arbitration_flushAll = 1'b1; + end + if(BranchPlugin_branchExceptionPort_valid)begin + execute_arbitration_flushAll = 1'b1; + end + end + + always @ (*) begin + memory_arbitration_haltItself = 1'b0; + if(_zz_249_)begin + if(_zz_255_)begin + memory_arbitration_haltItself = 1'b1; + end + end + end + + assign memory_arbitration_haltByOther = 1'b0; + always @ (*) begin + memory_arbitration_removeIt = 1'b0; + if(BranchPlugin_branchExceptionPort_valid)begin + memory_arbitration_removeIt = 1'b1; + end + if(memory_arbitration_isFlushed)begin + memory_arbitration_removeIt = 1'b1; + end + end + + always @ (*) begin + memory_arbitration_flushAll = 1'b0; + if(DBusCachedPlugin_exceptionBus_valid)begin + memory_arbitration_flushAll = 1'b1; + end + if(_zz_256_)begin + memory_arbitration_flushAll = 1'b1; + end + if(_zz_257_)begin + memory_arbitration_flushAll = 1'b1; + end + end + + always @ (*) begin + writeBack_arbitration_haltItself = 1'b0; + if(dataCache_1__io_cpu_writeBack_haltIt)begin + writeBack_arbitration_haltItself = 1'b1; + end + end + + assign writeBack_arbitration_haltByOther = 1'b0; + always @ (*) begin + writeBack_arbitration_removeIt = 1'b0; + if(DBusCachedPlugin_exceptionBus_valid)begin + writeBack_arbitration_removeIt = 1'b1; + end + if(writeBack_arbitration_isFlushed)begin + writeBack_arbitration_removeIt = 1'b1; + end + end + + always @ (*) begin + writeBack_arbitration_flushAll = 1'b0; + if(DBusCachedPlugin_redoBranch_valid)begin + writeBack_arbitration_flushAll = 1'b1; + end + end + + assign lastStageInstruction = writeBack_INSTRUCTION; + assign lastStagePc = writeBack_PC; + assign lastStageIsValid = writeBack_arbitration_isValid; + assign lastStageIsFiring = writeBack_arbitration_isFiring; + always @ (*) begin + IBusCachedPlugin_fetcherHalt = 1'b0; + if(({CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode}}} != (4'b0000)))begin + IBusCachedPlugin_fetcherHalt = 1'b1; + end + if(_zz_256_)begin + IBusCachedPlugin_fetcherHalt = 1'b1; + end + if(_zz_257_)begin + IBusCachedPlugin_fetcherHalt = 1'b1; + end + end + + assign IBusCachedPlugin_fetcherflushIt = 1'b0; + always @ (*) begin + IBusCachedPlugin_incomingInstruction = 1'b0; + if((IBusCachedPlugin_iBusRsp_stages_1_input_valid || IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid))begin + IBusCachedPlugin_incomingInstruction = 1'b1; + end + end + + always @ (*) begin + CsrPlugin_jumpInterface_valid = 1'b0; + if(_zz_256_)begin + CsrPlugin_jumpInterface_valid = 1'b1; + end + if(_zz_257_)begin + CsrPlugin_jumpInterface_valid = 1'b1; + end + end + + always @ (*) begin + CsrPlugin_jumpInterface_payload = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + if(_zz_256_)begin + CsrPlugin_jumpInterface_payload = {CsrPlugin_xtvec_base,(2'b00)}; + end + if(_zz_257_)begin + case(_zz_258_) + 2'b11 : begin + CsrPlugin_jumpInterface_payload = CsrPlugin_mepc; + end + default : begin + end + endcase + end + end + + assign CsrPlugin_forceMachineWire = 1'b0; + assign CsrPlugin_allowInterrupts = 1'b1; + assign CsrPlugin_allowException = 1'b1; + assign IBusCachedPlugin_jump_pcLoad_valid = ({CsrPlugin_jumpInterface_valid,{BranchPlugin_jumpInterface_valid,{DBusCachedPlugin_redoBranch_valid,{IBusCachedPlugin_redoBranch_valid,IBusCachedPlugin_predictionJumpInterface_valid}}}} != (5'b00000)); + assign _zz_101_ = {IBusCachedPlugin_predictionJumpInterface_valid,{IBusCachedPlugin_redoBranch_valid,{BranchPlugin_jumpInterface_valid,{CsrPlugin_jumpInterface_valid,DBusCachedPlugin_redoBranch_valid}}}}; + assign _zz_102_ = (_zz_101_ & (~ _zz_278_)); + assign _zz_103_ = _zz_102_[3]; + assign _zz_104_ = _zz_102_[4]; + assign _zz_105_ = (_zz_102_[1] || _zz_103_); + assign _zz_106_ = (_zz_102_[2] || _zz_103_); + assign IBusCachedPlugin_jump_pcLoad_payload = _zz_243_; + assign _zz_107_ = (! IBusCachedPlugin_fetcherHalt); + assign IBusCachedPlugin_fetchPc_output_valid = (IBusCachedPlugin_fetchPc_preOutput_valid && _zz_107_); + assign IBusCachedPlugin_fetchPc_preOutput_ready = (IBusCachedPlugin_fetchPc_output_ready && _zz_107_); + assign IBusCachedPlugin_fetchPc_output_payload = IBusCachedPlugin_fetchPc_preOutput_payload; + always @ (*) begin + IBusCachedPlugin_fetchPc_propagatePc = 1'b0; + if((IBusCachedPlugin_iBusRsp_stages_1_input_valid && IBusCachedPlugin_iBusRsp_stages_1_input_ready))begin + IBusCachedPlugin_fetchPc_propagatePc = 1'b1; + end + end + + always @ (*) begin + IBusCachedPlugin_fetchPc_pc = (IBusCachedPlugin_fetchPc_pcReg + _zz_280_); + if(IBusCachedPlugin_jump_pcLoad_valid)begin + IBusCachedPlugin_fetchPc_pc = IBusCachedPlugin_jump_pcLoad_payload; + end + IBusCachedPlugin_fetchPc_pc[0] = 1'b0; + IBusCachedPlugin_fetchPc_pc[1] = 1'b0; + end + + always @ (*) begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b0; + if(IBusCachedPlugin_fetchPc_propagatePc)begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b1; + end + if(IBusCachedPlugin_jump_pcLoad_valid)begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b1; + end + if(_zz_259_)begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b1; + end + end + + assign IBusCachedPlugin_fetchPc_preOutput_valid = _zz_108_; + assign IBusCachedPlugin_fetchPc_preOutput_payload = IBusCachedPlugin_fetchPc_pc; + assign IBusCachedPlugin_iBusRsp_stages_0_input_valid = IBusCachedPlugin_fetchPc_output_valid; + assign IBusCachedPlugin_fetchPc_output_ready = IBusCachedPlugin_iBusRsp_stages_0_input_ready; + assign IBusCachedPlugin_iBusRsp_stages_0_input_payload = IBusCachedPlugin_fetchPc_output_payload; + assign IBusCachedPlugin_iBusRsp_stages_0_inputSample = 1'b1; + always @ (*) begin + IBusCachedPlugin_iBusRsp_stages_0_halt = 1'b0; + if(IBusCachedPlugin_cache_io_cpu_prefetch_haltIt)begin + IBusCachedPlugin_iBusRsp_stages_0_halt = 1'b1; + end + end + + assign _zz_109_ = (! IBusCachedPlugin_iBusRsp_stages_0_halt); + assign IBusCachedPlugin_iBusRsp_stages_0_input_ready = (IBusCachedPlugin_iBusRsp_stages_0_output_ready && _zz_109_); + assign IBusCachedPlugin_iBusRsp_stages_0_output_valid = (IBusCachedPlugin_iBusRsp_stages_0_input_valid && _zz_109_); + assign IBusCachedPlugin_iBusRsp_stages_0_output_payload = IBusCachedPlugin_iBusRsp_stages_0_input_payload; + always @ (*) begin + IBusCachedPlugin_iBusRsp_stages_1_halt = 1'b0; + if(IBusCachedPlugin_cache_io_cpu_fetch_haltIt)begin + IBusCachedPlugin_iBusRsp_stages_1_halt = 1'b1; + end + end + + assign _zz_110_ = (! IBusCachedPlugin_iBusRsp_stages_1_halt); + assign IBusCachedPlugin_iBusRsp_stages_1_input_ready = (IBusCachedPlugin_iBusRsp_stages_1_output_ready && _zz_110_); + assign IBusCachedPlugin_iBusRsp_stages_1_output_valid = (IBusCachedPlugin_iBusRsp_stages_1_input_valid && _zz_110_); + assign IBusCachedPlugin_iBusRsp_stages_1_output_payload = IBusCachedPlugin_iBusRsp_stages_1_input_payload; + always @ (*) begin + IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt = 1'b0; + if((IBusCachedPlugin_rsp_issueDetected || IBusCachedPlugin_rsp_iBusRspOutputHalt))begin + IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt = 1'b1; + end + end + + assign _zz_111_ = (! IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt); + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready = (IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready && _zz_111_); + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_valid = (IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid && _zz_111_); + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_payload = IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload; + assign IBusCachedPlugin_iBusRsp_stages_0_output_ready = _zz_112_; + assign _zz_112_ = ((1'b0 && (! _zz_113_)) || IBusCachedPlugin_iBusRsp_stages_1_input_ready); + assign _zz_113_ = _zz_114_; + assign IBusCachedPlugin_iBusRsp_stages_1_input_valid = _zz_113_; + assign IBusCachedPlugin_iBusRsp_stages_1_input_payload = IBusCachedPlugin_fetchPc_pcReg; + assign IBusCachedPlugin_iBusRsp_stages_1_output_ready = ((1'b0 && (! _zz_115_)) || IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready); + assign _zz_115_ = _zz_116_; + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid = _zz_115_; + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload = _zz_117_; + always @ (*) begin + IBusCachedPlugin_iBusRsp_readyForError = 1'b1; + if((! IBusCachedPlugin_pcValids_0))begin + IBusCachedPlugin_iBusRsp_readyForError = 1'b0; + end + end + + assign IBusCachedPlugin_pcValids_0 = IBusCachedPlugin_injector_nextPcCalc_valids_1; + assign IBusCachedPlugin_pcValids_1 = IBusCachedPlugin_injector_nextPcCalc_valids_2; + assign IBusCachedPlugin_pcValids_2 = IBusCachedPlugin_injector_nextPcCalc_valids_3; + assign IBusCachedPlugin_pcValids_3 = IBusCachedPlugin_injector_nextPcCalc_valids_4; + assign IBusCachedPlugin_iBusRsp_decodeInput_ready = (! decode_arbitration_isStuck); + assign decode_arbitration_isValid = (IBusCachedPlugin_iBusRsp_decodeInput_valid && (! IBusCachedPlugin_injector_decodeRemoved)); + assign _zz_100_ = IBusCachedPlugin_iBusRsp_decodeInput_payload_pc; + assign _zz_99_ = IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_inst; + assign _zz_98_ = (decode_PC + (32'b00000000000000000000000000000100)); + assign _zz_118_ = _zz_281_[11]; + always @ (*) begin + _zz_119_[18] = _zz_118_; + _zz_119_[17] = _zz_118_; + _zz_119_[16] = _zz_118_; + _zz_119_[15] = _zz_118_; + _zz_119_[14] = _zz_118_; + _zz_119_[13] = _zz_118_; + _zz_119_[12] = _zz_118_; + _zz_119_[11] = _zz_118_; + _zz_119_[10] = _zz_118_; + _zz_119_[9] = _zz_118_; + _zz_119_[8] = _zz_118_; + _zz_119_[7] = _zz_118_; + _zz_119_[6] = _zz_118_; + _zz_119_[5] = _zz_118_; + _zz_119_[4] = _zz_118_; + _zz_119_[3] = _zz_118_; + _zz_119_[2] = _zz_118_; + _zz_119_[1] = _zz_118_; + _zz_119_[0] = _zz_118_; + end + + always @ (*) begin + IBusCachedPlugin_decodePrediction_cmd_hadBranch = ((decode_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_JAL) || ((decode_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_B) && _zz_282_[31])); + if(_zz_124_)begin + IBusCachedPlugin_decodePrediction_cmd_hadBranch = 1'b0; + end + end + + assign _zz_120_ = _zz_283_[19]; + always @ (*) begin + _zz_121_[10] = _zz_120_; + _zz_121_[9] = _zz_120_; + _zz_121_[8] = _zz_120_; + _zz_121_[7] = _zz_120_; + _zz_121_[6] = _zz_120_; + _zz_121_[5] = _zz_120_; + _zz_121_[4] = _zz_120_; + _zz_121_[3] = _zz_120_; + _zz_121_[2] = _zz_120_; + _zz_121_[1] = _zz_120_; + _zz_121_[0] = _zz_120_; + end + + assign _zz_122_ = _zz_284_[11]; + always @ (*) begin + _zz_123_[18] = _zz_122_; + _zz_123_[17] = _zz_122_; + _zz_123_[16] = _zz_122_; + _zz_123_[15] = _zz_122_; + _zz_123_[14] = _zz_122_; + _zz_123_[13] = _zz_122_; + _zz_123_[12] = _zz_122_; + _zz_123_[11] = _zz_122_; + _zz_123_[10] = _zz_122_; + _zz_123_[9] = _zz_122_; + _zz_123_[8] = _zz_122_; + _zz_123_[7] = _zz_122_; + _zz_123_[6] = _zz_122_; + _zz_123_[5] = _zz_122_; + _zz_123_[4] = _zz_122_; + _zz_123_[3] = _zz_122_; + _zz_123_[2] = _zz_122_; + _zz_123_[1] = _zz_122_; + _zz_123_[0] = _zz_122_; + end + + always @ (*) begin + case(decode_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JAL : begin + _zz_124_ = _zz_285_[1]; + end + default : begin + _zz_124_ = _zz_286_[1]; + end + endcase + end + + assign IBusCachedPlugin_predictionJumpInterface_valid = (IBusCachedPlugin_decodePrediction_cmd_hadBranch && decode_arbitration_isFiring); + assign _zz_125_ = _zz_287_[19]; + always @ (*) begin + _zz_126_[10] = _zz_125_; + _zz_126_[9] = _zz_125_; + _zz_126_[8] = _zz_125_; + _zz_126_[7] = _zz_125_; + _zz_126_[6] = _zz_125_; + _zz_126_[5] = _zz_125_; + _zz_126_[4] = _zz_125_; + _zz_126_[3] = _zz_125_; + _zz_126_[2] = _zz_125_; + _zz_126_[1] = _zz_125_; + _zz_126_[0] = _zz_125_; + end + + assign _zz_127_ = _zz_288_[11]; + always @ (*) begin + _zz_128_[18] = _zz_127_; + _zz_128_[17] = _zz_127_; + _zz_128_[16] = _zz_127_; + _zz_128_[15] = _zz_127_; + _zz_128_[14] = _zz_127_; + _zz_128_[13] = _zz_127_; + _zz_128_[12] = _zz_127_; + _zz_128_[11] = _zz_127_; + _zz_128_[10] = _zz_127_; + _zz_128_[9] = _zz_127_; + _zz_128_[8] = _zz_127_; + _zz_128_[7] = _zz_127_; + _zz_128_[6] = _zz_127_; + _zz_128_[5] = _zz_127_; + _zz_128_[4] = _zz_127_; + _zz_128_[3] = _zz_127_; + _zz_128_[2] = _zz_127_; + _zz_128_[1] = _zz_127_; + _zz_128_[0] = _zz_127_; + end + + assign IBusCachedPlugin_pcs_4 = (decode_PC + ((decode_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_JAL) ? {{_zz_126_,{{{_zz_373_,decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}},1'b0} : {{_zz_128_,{{{_zz_374_,_zz_375_},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0})); + assign iBus_cmd_valid = IBusCachedPlugin_cache_io_mem_cmd_valid; + always @ (*) begin + iBus_cmd_payload_address = IBusCachedPlugin_cache_io_mem_cmd_payload_address; + iBus_cmd_payload_address = IBusCachedPlugin_cache_io_mem_cmd_payload_address; + end + + assign iBus_cmd_payload_size = IBusCachedPlugin_cache_io_mem_cmd_payload_size; + assign IBusCachedPlugin_s0_tightlyCoupledHit = 1'b0; + assign _zz_222_ = (IBusCachedPlugin_iBusRsp_stages_0_input_valid && (! IBusCachedPlugin_s0_tightlyCoupledHit)); + assign _zz_225_ = (IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt); + assign _zz_226_ = (32'b00000000000000000000000000000000); + assign _zz_223_ = (IBusCachedPlugin_iBusRsp_stages_1_input_valid && (! IBusCachedPlugin_s1_tightlyCoupledHit)); + assign _zz_224_ = (! IBusCachedPlugin_iBusRsp_stages_1_input_ready); + assign _zz_227_ = (IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid && (! IBusCachedPlugin_s2_tightlyCoupledHit)); + assign _zz_228_ = (! IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready); + assign _zz_229_ = (CsrPlugin_privilege == (2'b00)); + assign _zz_94_ = (decode_arbitration_isStuck ? decode_INSTRUCTION : IBusCachedPlugin_cache_io_cpu_fetch_data); + assign IBusCachedPlugin_rsp_iBusRspOutputHalt = 1'b0; + always @ (*) begin + IBusCachedPlugin_rsp_redoFetch = 1'b0; + if(_zz_253_)begin + IBusCachedPlugin_rsp_redoFetch = 1'b1; + end + if(_zz_251_)begin + IBusCachedPlugin_rsp_redoFetch = 1'b1; + end + if((! IBusCachedPlugin_iBusRsp_readyForError))begin + IBusCachedPlugin_rsp_redoFetch = 1'b0; + end + end + + always @ (*) begin + _zz_230_ = (IBusCachedPlugin_rsp_redoFetch && (! IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling)); + if(_zz_251_)begin + _zz_230_ = 1'b1; + end + if((! IBusCachedPlugin_iBusRsp_readyForError))begin + _zz_230_ = 1'b0; + end + end + + always @ (*) begin + IBusCachedPlugin_decodeExceptionPort_valid = 1'b0; + if(_zz_252_)begin + IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError; + end + if(_zz_250_)begin + IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError; + end + if(IBusCachedPlugin_fetcherHalt)begin + IBusCachedPlugin_decodeExceptionPort_valid = 1'b0; + end + end + + always @ (*) begin + IBusCachedPlugin_decodeExceptionPort_payload_code = (4'bxxxx); + if(_zz_252_)begin + IBusCachedPlugin_decodeExceptionPort_payload_code = (4'b1100); + end + if(_zz_250_)begin + IBusCachedPlugin_decodeExceptionPort_payload_code = (4'b0001); + end + end + + assign IBusCachedPlugin_decodeExceptionPort_payload_badAddr = {IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[31 : 2],(2'b00)}; + assign IBusCachedPlugin_redoBranch_valid = IBusCachedPlugin_rsp_redoFetch; + assign IBusCachedPlugin_redoBranch_payload = IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload; + assign IBusCachedPlugin_iBusRsp_decodeInput_valid = IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_valid; + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready = IBusCachedPlugin_iBusRsp_decodeInput_ready; + assign IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_inst = IBusCachedPlugin_cache_io_cpu_decode_data; + assign IBusCachedPlugin_iBusRsp_decodeInput_payload_pc = IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_payload; + assign IBusCachedPlugin_mmuBus_cmd_isValid = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid; + assign IBusCachedPlugin_mmuBus_cmd_virtualAddress = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress; + assign IBusCachedPlugin_mmuBus_cmd_bypassTranslation = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation; + assign IBusCachedPlugin_mmuBus_end = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_end; + assign _zz_221_ = (decode_arbitration_isValid && decode_FLUSH_ALL); + assign dataCache_1__io_mem_cmd_s2mPipe_valid = (dataCache_1__io_mem_cmd_valid || _zz_129_); + assign _zz_240_ = (! _zz_129_); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_wr = (_zz_129_ ? _zz_130_ : dataCache_1__io_mem_cmd_payload_wr); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_address = (_zz_129_ ? _zz_131_ : dataCache_1__io_mem_cmd_payload_address); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_data = (_zz_129_ ? _zz_132_ : dataCache_1__io_mem_cmd_payload_data); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_mask = (_zz_129_ ? _zz_133_ : dataCache_1__io_mem_cmd_payload_mask); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_length = (_zz_129_ ? _zz_134_ : dataCache_1__io_mem_cmd_payload_length); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_last = (_zz_129_ ? _zz_135_ : dataCache_1__io_mem_cmd_payload_last); + assign dataCache_1__io_mem_cmd_s2mPipe_ready = ((1'b1 && (! dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid)) || dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_ready); + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid = _zz_136_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_wr = _zz_137_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_address = _zz_138_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_data = _zz_139_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_mask = _zz_140_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_length = _zz_141_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_last = _zz_142_; + assign dBus_cmd_valid = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_ready = dBus_cmd_ready; + assign dBus_cmd_payload_wr = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_wr; + assign dBus_cmd_payload_address = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_address; + assign dBus_cmd_payload_data = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_data; + assign dBus_cmd_payload_mask = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_mask; + assign dBus_cmd_payload_length = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_length; + assign dBus_cmd_payload_last = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_last; + assign execute_DBusCachedPlugin_size = execute_INSTRUCTION[13 : 12]; + assign _zz_231_ = (execute_arbitration_isValid && execute_MEMORY_ENABLE); + assign _zz_232_ = execute_SRC_ADD; + always @ (*) begin + case(execute_DBusCachedPlugin_size) + 2'b00 : begin + _zz_143_ = {{{execute_RS2[7 : 0],execute_RS2[7 : 0]},execute_RS2[7 : 0]},execute_RS2[7 : 0]}; + end + 2'b01 : begin + _zz_143_ = {execute_RS2[15 : 0],execute_RS2[15 : 0]}; + end + default : begin + _zz_143_ = execute_RS2[31 : 0]; + end + endcase + end + + assign _zz_239_ = (execute_arbitration_isValid && execute_MEMORY_MANAGMENT); + assign _zz_90_ = _zz_232_[1 : 0]; + assign _zz_233_ = (memory_arbitration_isValid && memory_MEMORY_ENABLE); + assign _zz_234_ = memory_REGFILE_WRITE_DATA; + assign DBusCachedPlugin_mmuBus_cmd_isValid = dataCache_1__io_cpu_memory_mmuBus_cmd_isValid; + assign DBusCachedPlugin_mmuBus_cmd_virtualAddress = dataCache_1__io_cpu_memory_mmuBus_cmd_virtualAddress; + assign DBusCachedPlugin_mmuBus_cmd_bypassTranslation = dataCache_1__io_cpu_memory_mmuBus_cmd_bypassTranslation; + always @ (*) begin + _zz_235_ = DBusCachedPlugin_mmuBus_rsp_isIoAccess; + if((1'b0 && (! dataCache_1__io_cpu_memory_isWrite)))begin + _zz_235_ = 1'b1; + end + end + + assign DBusCachedPlugin_mmuBus_end = dataCache_1__io_cpu_memory_mmuBus_end; + assign _zz_236_ = (writeBack_arbitration_isValid && writeBack_MEMORY_ENABLE); + assign _zz_237_ = (CsrPlugin_privilege == (2'b00)); + assign _zz_238_ = writeBack_REGFILE_WRITE_DATA; + always @ (*) begin + DBusCachedPlugin_redoBranch_valid = 1'b0; + if(_zz_260_)begin + if(dataCache_1__io_cpu_redo)begin + DBusCachedPlugin_redoBranch_valid = 1'b1; + end + end + end + + assign DBusCachedPlugin_redoBranch_payload = writeBack_PC; + always @ (*) begin + DBusCachedPlugin_exceptionBus_valid = 1'b0; + if(_zz_260_)begin + if(dataCache_1__io_cpu_writeBack_accessError)begin + DBusCachedPlugin_exceptionBus_valid = 1'b1; + end + if(dataCache_1__io_cpu_writeBack_unalignedAccess)begin + DBusCachedPlugin_exceptionBus_valid = 1'b1; + end + if(dataCache_1__io_cpu_writeBack_mmuException)begin + DBusCachedPlugin_exceptionBus_valid = 1'b1; + end + if(dataCache_1__io_cpu_redo)begin + DBusCachedPlugin_exceptionBus_valid = 1'b0; + end + end + end + + assign DBusCachedPlugin_exceptionBus_payload_badAddr = writeBack_REGFILE_WRITE_DATA; + always @ (*) begin + DBusCachedPlugin_exceptionBus_payload_code = (4'bxxxx); + if(_zz_260_)begin + if(dataCache_1__io_cpu_writeBack_accessError)begin + DBusCachedPlugin_exceptionBus_payload_code = {1'd0, _zz_289_}; + end + if(dataCache_1__io_cpu_writeBack_unalignedAccess)begin + DBusCachedPlugin_exceptionBus_payload_code = {1'd0, _zz_290_}; + end + if(dataCache_1__io_cpu_writeBack_mmuException)begin + DBusCachedPlugin_exceptionBus_payload_code = (writeBack_MEMORY_WR ? (4'b1111) : (4'b1101)); + end + end + end + + always @ (*) begin + writeBack_DBusCachedPlugin_rspShifted = dataCache_1__io_cpu_writeBack_data; + case(writeBack_MEMORY_ADDRESS_LOW) + 2'b01 : begin + writeBack_DBusCachedPlugin_rspShifted[7 : 0] = dataCache_1__io_cpu_writeBack_data[15 : 8]; + end + 2'b10 : begin + writeBack_DBusCachedPlugin_rspShifted[15 : 0] = dataCache_1__io_cpu_writeBack_data[31 : 16]; + end + 2'b11 : begin + writeBack_DBusCachedPlugin_rspShifted[7 : 0] = dataCache_1__io_cpu_writeBack_data[31 : 24]; + end + default : begin + end + endcase + end + + assign _zz_144_ = (writeBack_DBusCachedPlugin_rspShifted[7] && (! writeBack_INSTRUCTION[14])); + always @ (*) begin + _zz_145_[31] = _zz_144_; + _zz_145_[30] = _zz_144_; + _zz_145_[29] = _zz_144_; + _zz_145_[28] = _zz_144_; + _zz_145_[27] = _zz_144_; + _zz_145_[26] = _zz_144_; + _zz_145_[25] = _zz_144_; + _zz_145_[24] = _zz_144_; + _zz_145_[23] = _zz_144_; + _zz_145_[22] = _zz_144_; + _zz_145_[21] = _zz_144_; + _zz_145_[20] = _zz_144_; + _zz_145_[19] = _zz_144_; + _zz_145_[18] = _zz_144_; + _zz_145_[17] = _zz_144_; + _zz_145_[16] = _zz_144_; + _zz_145_[15] = _zz_144_; + _zz_145_[14] = _zz_144_; + _zz_145_[13] = _zz_144_; + _zz_145_[12] = _zz_144_; + _zz_145_[11] = _zz_144_; + _zz_145_[10] = _zz_144_; + _zz_145_[9] = _zz_144_; + _zz_145_[8] = _zz_144_; + _zz_145_[7 : 0] = writeBack_DBusCachedPlugin_rspShifted[7 : 0]; + end + + assign _zz_146_ = (writeBack_DBusCachedPlugin_rspShifted[15] && (! writeBack_INSTRUCTION[14])); + always @ (*) begin + _zz_147_[31] = _zz_146_; + _zz_147_[30] = _zz_146_; + _zz_147_[29] = _zz_146_; + _zz_147_[28] = _zz_146_; + _zz_147_[27] = _zz_146_; + _zz_147_[26] = _zz_146_; + _zz_147_[25] = _zz_146_; + _zz_147_[24] = _zz_146_; + _zz_147_[23] = _zz_146_; + _zz_147_[22] = _zz_146_; + _zz_147_[21] = _zz_146_; + _zz_147_[20] = _zz_146_; + _zz_147_[19] = _zz_146_; + _zz_147_[18] = _zz_146_; + _zz_147_[17] = _zz_146_; + _zz_147_[16] = _zz_146_; + _zz_147_[15 : 0] = writeBack_DBusCachedPlugin_rspShifted[15 : 0]; + end + + always @ (*) begin + case(_zz_275_) + 2'b00 : begin + writeBack_DBusCachedPlugin_rspFormated = _zz_145_; + end + 2'b01 : begin + writeBack_DBusCachedPlugin_rspFormated = _zz_147_; + end + default : begin + writeBack_DBusCachedPlugin_rspFormated = writeBack_DBusCachedPlugin_rspShifted; + end + endcase + end + + assign IBusCachedPlugin_mmuBus_rsp_physicalAddress = IBusCachedPlugin_mmuBus_cmd_virtualAddress; + assign IBusCachedPlugin_mmuBus_rsp_allowRead = 1'b1; + assign IBusCachedPlugin_mmuBus_rsp_allowWrite = 1'b1; + assign IBusCachedPlugin_mmuBus_rsp_allowExecute = 1'b1; + assign IBusCachedPlugin_mmuBus_rsp_isIoAccess = IBusCachedPlugin_mmuBus_rsp_physicalAddress[31]; + assign IBusCachedPlugin_mmuBus_rsp_exception = 1'b0; + assign IBusCachedPlugin_mmuBus_rsp_refilling = 1'b0; + assign IBusCachedPlugin_mmuBus_busy = 1'b0; + assign DBusCachedPlugin_mmuBus_rsp_physicalAddress = DBusCachedPlugin_mmuBus_cmd_virtualAddress; + assign DBusCachedPlugin_mmuBus_rsp_allowRead = 1'b1; + assign DBusCachedPlugin_mmuBus_rsp_allowWrite = 1'b1; + assign DBusCachedPlugin_mmuBus_rsp_allowExecute = 1'b1; + assign DBusCachedPlugin_mmuBus_rsp_isIoAccess = DBusCachedPlugin_mmuBus_rsp_physicalAddress[31]; + assign DBusCachedPlugin_mmuBus_rsp_exception = 1'b0; + assign DBusCachedPlugin_mmuBus_rsp_refilling = 1'b0; + assign DBusCachedPlugin_mmuBus_busy = 1'b0; + assign _zz_149_ = ((decode_INSTRUCTION & (32'b00000000000000000000000000000100)) == (32'b00000000000000000000000000000100)); + assign _zz_150_ = ((decode_INSTRUCTION & (32'b00000000000000000100000001010000)) == (32'b00000000000000000100000001010000)); + assign _zz_151_ = ((decode_INSTRUCTION & (32'b00000000000000000001000000000000)) == (32'b00000000000000000000000000000000)); + assign _zz_152_ = ((decode_INSTRUCTION & (32'b00000000000000000000000001001000)) == (32'b00000000000000000000000001001000)); + assign _zz_148_ = {({(_zz_376_ == _zz_377_),{_zz_378_,{_zz_379_,_zz_380_}}} != (4'b0000)),{((_zz_381_ == _zz_382_) != (1'b0)),{({_zz_383_,_zz_384_} != (3'b000)),{(_zz_385_ != _zz_386_),{_zz_387_,{_zz_388_,_zz_389_}}}}}}; + assign _zz_88_ = ({((decode_INSTRUCTION & (32'b00000000000000000000000001011111)) == (32'b00000000000000000000000000010111)),{((decode_INSTRUCTION & (32'b00000000000000000000000001111111)) == (32'b00000000000000000000000001101111)),{((decode_INSTRUCTION & (32'b00000000000000000001000001101111)) == (32'b00000000000000000000000000000011)),{((decode_INSTRUCTION & _zz_528_) == (32'b00000000000000000001000001110011)),{(_zz_529_ == _zz_530_),{_zz_531_,{_zz_532_,_zz_533_}}}}}}} != (19'b0000000000000000000)); + assign _zz_153_ = _zz_148_[1 : 0]; + assign _zz_87_ = _zz_153_; + assign _zz_86_ = _zz_291_[0]; + assign _zz_85_ = _zz_292_[0]; + assign _zz_84_ = _zz_293_[0]; + assign _zz_154_ = _zz_148_[7 : 6]; + assign _zz_83_ = _zz_154_; + assign _zz_155_ = _zz_148_[8 : 8]; + assign _zz_82_ = _zz_155_; + assign _zz_156_ = _zz_148_[10 : 9]; + assign _zz_81_ = _zz_156_; + assign _zz_80_ = _zz_294_[0]; + assign _zz_79_ = _zz_295_[0]; + assign _zz_78_ = _zz_296_[0]; + assign _zz_77_ = _zz_297_[0]; + assign _zz_76_ = _zz_298_[0]; + assign _zz_75_ = _zz_299_[0]; + assign _zz_157_ = _zz_148_[18 : 17]; + assign _zz_74_ = _zz_157_; + assign _zz_158_ = _zz_148_[20 : 19]; + assign _zz_73_ = _zz_158_; + assign _zz_72_ = _zz_300_[0]; + assign _zz_71_ = _zz_301_[0]; + assign _zz_70_ = _zz_302_[0]; + assign _zz_69_ = _zz_303_[0]; + assign _zz_159_ = _zz_148_[26 : 25]; + assign _zz_68_ = _zz_159_; + assign _zz_67_ = _zz_304_[0]; + assign _zz_66_ = _zz_305_[0]; + assign _zz_65_ = _zz_306_[0]; + assign _zz_64_ = _zz_307_[0]; + assign decodeExceptionPort_valid = ((decode_arbitration_isValid && decode_INSTRUCTION_READY) && (! decode_LEGAL_INSTRUCTION)); + assign decodeExceptionPort_payload_code = (4'b0010); + assign decodeExceptionPort_payload_badAddr = decode_INSTRUCTION; + assign decode_RegFilePlugin_regFileReadAddress1 = decode_INSTRUCTION_ANTICIPATED[19 : 15]; + assign decode_RegFilePlugin_regFileReadAddress2 = decode_INSTRUCTION_ANTICIPATED[24 : 20]; + assign decode_RegFilePlugin_rs1Data = _zz_241_; + assign decode_RegFilePlugin_rs2Data = _zz_242_; + assign _zz_63_ = decode_RegFilePlugin_rs1Data; + assign _zz_62_ = decode_RegFilePlugin_rs2Data; + always @ (*) begin + lastStageRegFileWrite_valid = (_zz_60_ && writeBack_arbitration_isFiring); + if(_zz_160_)begin + lastStageRegFileWrite_valid = 1'b1; + end + end + + assign lastStageRegFileWrite_payload_address = _zz_59_[11 : 7]; + assign lastStageRegFileWrite_payload_data = _zz_89_; + always @ (*) begin + case(execute_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : begin + execute_IntAluPlugin_bitwise = (execute_SRC1 & execute_SRC2); + end + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : begin + execute_IntAluPlugin_bitwise = (execute_SRC1 | execute_SRC2); + end + default : begin + execute_IntAluPlugin_bitwise = (execute_SRC1 ^ execute_SRC2); + end + endcase + end + + always @ (*) begin + case(execute_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_BITWISE : begin + _zz_161_ = execute_IntAluPlugin_bitwise; + end + `AluCtrlEnum_defaultEncoding_SLT_SLTU : begin + _zz_161_ = {31'd0, _zz_308_}; + end + default : begin + _zz_161_ = execute_SRC_ADD_SUB; + end + endcase + end + + assign _zz_57_ = _zz_161_; + assign _zz_55_ = (decode_SRC_ADD_ZERO && (! decode_SRC_USE_SUB_LESS)); + always @ (*) begin + case(execute_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : begin + _zz_162_ = execute_RS1; + end + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : begin + _zz_162_ = {29'd0, _zz_309_}; + end + `Src1CtrlEnum_defaultEncoding_IMU : begin + _zz_162_ = {execute_INSTRUCTION[31 : 12],(12'b000000000000)}; + end + default : begin + _zz_162_ = {27'd0, _zz_310_}; + end + endcase + end + + assign _zz_54_ = _zz_162_; + assign _zz_163_ = _zz_311_[11]; + always @ (*) begin + _zz_164_[19] = _zz_163_; + _zz_164_[18] = _zz_163_; + _zz_164_[17] = _zz_163_; + _zz_164_[16] = _zz_163_; + _zz_164_[15] = _zz_163_; + _zz_164_[14] = _zz_163_; + _zz_164_[13] = _zz_163_; + _zz_164_[12] = _zz_163_; + _zz_164_[11] = _zz_163_; + _zz_164_[10] = _zz_163_; + _zz_164_[9] = _zz_163_; + _zz_164_[8] = _zz_163_; + _zz_164_[7] = _zz_163_; + _zz_164_[6] = _zz_163_; + _zz_164_[5] = _zz_163_; + _zz_164_[4] = _zz_163_; + _zz_164_[3] = _zz_163_; + _zz_164_[2] = _zz_163_; + _zz_164_[1] = _zz_163_; + _zz_164_[0] = _zz_163_; + end + + assign _zz_165_ = _zz_312_[11]; + always @ (*) begin + _zz_166_[19] = _zz_165_; + _zz_166_[18] = _zz_165_; + _zz_166_[17] = _zz_165_; + _zz_166_[16] = _zz_165_; + _zz_166_[15] = _zz_165_; + _zz_166_[14] = _zz_165_; + _zz_166_[13] = _zz_165_; + _zz_166_[12] = _zz_165_; + _zz_166_[11] = _zz_165_; + _zz_166_[10] = _zz_165_; + _zz_166_[9] = _zz_165_; + _zz_166_[8] = _zz_165_; + _zz_166_[7] = _zz_165_; + _zz_166_[6] = _zz_165_; + _zz_166_[5] = _zz_165_; + _zz_166_[4] = _zz_165_; + _zz_166_[3] = _zz_165_; + _zz_166_[2] = _zz_165_; + _zz_166_[1] = _zz_165_; + _zz_166_[0] = _zz_165_; + end + + always @ (*) begin + case(execute_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : begin + _zz_167_ = execute_RS2; + end + `Src2CtrlEnum_defaultEncoding_IMI : begin + _zz_167_ = {_zz_164_,execute_INSTRUCTION[31 : 20]}; + end + `Src2CtrlEnum_defaultEncoding_IMS : begin + _zz_167_ = {_zz_166_,{execute_INSTRUCTION[31 : 25],execute_INSTRUCTION[11 : 7]}}; + end + default : begin + _zz_167_ = _zz_50_; + end + endcase + end + + assign _zz_52_ = _zz_167_; + always @ (*) begin + execute_SrcPlugin_addSub = _zz_313_; + if(execute_SRC2_FORCE_ZERO)begin + execute_SrcPlugin_addSub = execute_SRC1; + end + end + + assign execute_SrcPlugin_less = ((execute_SRC1[31] == execute_SRC2[31]) ? execute_SrcPlugin_addSub[31] : (execute_SRC_LESS_UNSIGNED ? execute_SRC2[31] : execute_SRC1[31])); + assign _zz_49_ = execute_SrcPlugin_addSub; + assign _zz_48_ = execute_SrcPlugin_addSub; + assign _zz_47_ = execute_SrcPlugin_less; + assign execute_FullBarrelShifterPlugin_amplitude = execute_SRC2[4 : 0]; + always @ (*) begin + _zz_168_[0] = execute_SRC1[31]; + _zz_168_[1] = execute_SRC1[30]; + _zz_168_[2] = execute_SRC1[29]; + _zz_168_[3] = execute_SRC1[28]; + _zz_168_[4] = execute_SRC1[27]; + _zz_168_[5] = execute_SRC1[26]; + _zz_168_[6] = execute_SRC1[25]; + _zz_168_[7] = execute_SRC1[24]; + _zz_168_[8] = execute_SRC1[23]; + _zz_168_[9] = execute_SRC1[22]; + _zz_168_[10] = execute_SRC1[21]; + _zz_168_[11] = execute_SRC1[20]; + _zz_168_[12] = execute_SRC1[19]; + _zz_168_[13] = execute_SRC1[18]; + _zz_168_[14] = execute_SRC1[17]; + _zz_168_[15] = execute_SRC1[16]; + _zz_168_[16] = execute_SRC1[15]; + _zz_168_[17] = execute_SRC1[14]; + _zz_168_[18] = execute_SRC1[13]; + _zz_168_[19] = execute_SRC1[12]; + _zz_168_[20] = execute_SRC1[11]; + _zz_168_[21] = execute_SRC1[10]; + _zz_168_[22] = execute_SRC1[9]; + _zz_168_[23] = execute_SRC1[8]; + _zz_168_[24] = execute_SRC1[7]; + _zz_168_[25] = execute_SRC1[6]; + _zz_168_[26] = execute_SRC1[5]; + _zz_168_[27] = execute_SRC1[4]; + _zz_168_[28] = execute_SRC1[3]; + _zz_168_[29] = execute_SRC1[2]; + _zz_168_[30] = execute_SRC1[1]; + _zz_168_[31] = execute_SRC1[0]; + end + + assign execute_FullBarrelShifterPlugin_reversed = ((execute_SHIFT_CTRL == `ShiftCtrlEnum_defaultEncoding_SLL_1) ? _zz_168_ : execute_SRC1); + assign _zz_45_ = _zz_321_; + always @ (*) begin + _zz_169_[0] = memory_SHIFT_RIGHT[31]; + _zz_169_[1] = memory_SHIFT_RIGHT[30]; + _zz_169_[2] = memory_SHIFT_RIGHT[29]; + _zz_169_[3] = memory_SHIFT_RIGHT[28]; + _zz_169_[4] = memory_SHIFT_RIGHT[27]; + _zz_169_[5] = memory_SHIFT_RIGHT[26]; + _zz_169_[6] = memory_SHIFT_RIGHT[25]; + _zz_169_[7] = memory_SHIFT_RIGHT[24]; + _zz_169_[8] = memory_SHIFT_RIGHT[23]; + _zz_169_[9] = memory_SHIFT_RIGHT[22]; + _zz_169_[10] = memory_SHIFT_RIGHT[21]; + _zz_169_[11] = memory_SHIFT_RIGHT[20]; + _zz_169_[12] = memory_SHIFT_RIGHT[19]; + _zz_169_[13] = memory_SHIFT_RIGHT[18]; + _zz_169_[14] = memory_SHIFT_RIGHT[17]; + _zz_169_[15] = memory_SHIFT_RIGHT[16]; + _zz_169_[16] = memory_SHIFT_RIGHT[15]; + _zz_169_[17] = memory_SHIFT_RIGHT[14]; + _zz_169_[18] = memory_SHIFT_RIGHT[13]; + _zz_169_[19] = memory_SHIFT_RIGHT[12]; + _zz_169_[20] = memory_SHIFT_RIGHT[11]; + _zz_169_[21] = memory_SHIFT_RIGHT[10]; + _zz_169_[22] = memory_SHIFT_RIGHT[9]; + _zz_169_[23] = memory_SHIFT_RIGHT[8]; + _zz_169_[24] = memory_SHIFT_RIGHT[7]; + _zz_169_[25] = memory_SHIFT_RIGHT[6]; + _zz_169_[26] = memory_SHIFT_RIGHT[5]; + _zz_169_[27] = memory_SHIFT_RIGHT[4]; + _zz_169_[28] = memory_SHIFT_RIGHT[3]; + _zz_169_[29] = memory_SHIFT_RIGHT[2]; + _zz_169_[30] = memory_SHIFT_RIGHT[1]; + _zz_169_[31] = memory_SHIFT_RIGHT[0]; + end + + always @ (*) begin + _zz_170_ = 1'b0; + if(_zz_261_)begin + if(_zz_262_)begin + if(_zz_176_)begin + _zz_170_ = 1'b1; + end + end + end + if(_zz_263_)begin + if(_zz_264_)begin + if(_zz_178_)begin + _zz_170_ = 1'b1; + end + end + end + if(_zz_265_)begin + if(_zz_266_)begin + if(_zz_180_)begin + _zz_170_ = 1'b1; + end + end + end + if((! decode_RS1_USE))begin + _zz_170_ = 1'b0; + end + end + + always @ (*) begin + _zz_171_ = 1'b0; + if(_zz_261_)begin + if(_zz_262_)begin + if(_zz_177_)begin + _zz_171_ = 1'b1; + end + end + end + if(_zz_263_)begin + if(_zz_264_)begin + if(_zz_179_)begin + _zz_171_ = 1'b1; + end + end + end + if(_zz_265_)begin + if(_zz_266_)begin + if(_zz_181_)begin + _zz_171_ = 1'b1; + end + end + end + if((! decode_RS2_USE))begin + _zz_171_ = 1'b0; + end + end + + assign _zz_172_ = (_zz_60_ && writeBack_arbitration_isFiring); + assign _zz_176_ = (writeBack_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]); + assign _zz_177_ = (writeBack_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]); + assign _zz_178_ = (memory_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]); + assign _zz_179_ = (memory_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]); + assign _zz_180_ = (execute_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]); + assign _zz_181_ = (execute_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]); + assign _zz_41_ = IBusCachedPlugin_decodePrediction_cmd_hadBranch; + assign execute_BranchPlugin_eq = (execute_SRC1 == execute_SRC2); + assign _zz_182_ = execute_INSTRUCTION[14 : 12]; + always @ (*) begin + if((_zz_182_ == (3'b000))) begin + _zz_183_ = execute_BranchPlugin_eq; + end else if((_zz_182_ == (3'b001))) begin + _zz_183_ = (! execute_BranchPlugin_eq); + end else if((((_zz_182_ & (3'b101)) == (3'b101)))) begin + _zz_183_ = (! execute_SRC_LESS); + end else begin + _zz_183_ = execute_SRC_LESS; + end + end + + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : begin + _zz_184_ = 1'b0; + end + `BranchCtrlEnum_defaultEncoding_JAL : begin + _zz_184_ = 1'b1; + end + `BranchCtrlEnum_defaultEncoding_JALR : begin + _zz_184_ = 1'b1; + end + default : begin + _zz_184_ = _zz_183_; + end + endcase + end + + assign _zz_40_ = _zz_184_; + assign _zz_185_ = _zz_323_[11]; + always @ (*) begin + _zz_186_[19] = _zz_185_; + _zz_186_[18] = _zz_185_; + _zz_186_[17] = _zz_185_; + _zz_186_[16] = _zz_185_; + _zz_186_[15] = _zz_185_; + _zz_186_[14] = _zz_185_; + _zz_186_[13] = _zz_185_; + _zz_186_[12] = _zz_185_; + _zz_186_[11] = _zz_185_; + _zz_186_[10] = _zz_185_; + _zz_186_[9] = _zz_185_; + _zz_186_[8] = _zz_185_; + _zz_186_[7] = _zz_185_; + _zz_186_[6] = _zz_185_; + _zz_186_[5] = _zz_185_; + _zz_186_[4] = _zz_185_; + _zz_186_[3] = _zz_185_; + _zz_186_[2] = _zz_185_; + _zz_186_[1] = _zz_185_; + _zz_186_[0] = _zz_185_; + end + + assign _zz_187_ = _zz_324_[19]; + always @ (*) begin + _zz_188_[10] = _zz_187_; + _zz_188_[9] = _zz_187_; + _zz_188_[8] = _zz_187_; + _zz_188_[7] = _zz_187_; + _zz_188_[6] = _zz_187_; + _zz_188_[5] = _zz_187_; + _zz_188_[4] = _zz_187_; + _zz_188_[3] = _zz_187_; + _zz_188_[2] = _zz_187_; + _zz_188_[1] = _zz_187_; + _zz_188_[0] = _zz_187_; + end + + assign _zz_189_ = _zz_325_[11]; + always @ (*) begin + _zz_190_[18] = _zz_189_; + _zz_190_[17] = _zz_189_; + _zz_190_[16] = _zz_189_; + _zz_190_[15] = _zz_189_; + _zz_190_[14] = _zz_189_; + _zz_190_[13] = _zz_189_; + _zz_190_[12] = _zz_189_; + _zz_190_[11] = _zz_189_; + _zz_190_[10] = _zz_189_; + _zz_190_[9] = _zz_189_; + _zz_190_[8] = _zz_189_; + _zz_190_[7] = _zz_189_; + _zz_190_[6] = _zz_189_; + _zz_190_[5] = _zz_189_; + _zz_190_[4] = _zz_189_; + _zz_190_[3] = _zz_189_; + _zz_190_[2] = _zz_189_; + _zz_190_[1] = _zz_189_; + _zz_190_[0] = _zz_189_; + end + + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JALR : begin + _zz_191_ = (_zz_326_[1] ^ execute_RS1[1]); + end + `BranchCtrlEnum_defaultEncoding_JAL : begin + _zz_191_ = _zz_327_[1]; + end + default : begin + _zz_191_ = _zz_328_[1]; + end + endcase + end + + assign execute_BranchPlugin_missAlignedTarget = (execute_BRANCH_COND_RESULT && _zz_191_); + assign _zz_38_ = ((execute_PREDICTION_HAD_BRANCHED2 != execute_BRANCH_COND_RESULT) || execute_BranchPlugin_missAlignedTarget); + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JALR : begin + execute_BranchPlugin_branch_src1 = execute_RS1; + end + default : begin + execute_BranchPlugin_branch_src1 = execute_PC; + end + endcase + end + + assign _zz_192_ = _zz_329_[11]; + always @ (*) begin + _zz_193_[19] = _zz_192_; + _zz_193_[18] = _zz_192_; + _zz_193_[17] = _zz_192_; + _zz_193_[16] = _zz_192_; + _zz_193_[15] = _zz_192_; + _zz_193_[14] = _zz_192_; + _zz_193_[13] = _zz_192_; + _zz_193_[12] = _zz_192_; + _zz_193_[11] = _zz_192_; + _zz_193_[10] = _zz_192_; + _zz_193_[9] = _zz_192_; + _zz_193_[8] = _zz_192_; + _zz_193_[7] = _zz_192_; + _zz_193_[6] = _zz_192_; + _zz_193_[5] = _zz_192_; + _zz_193_[4] = _zz_192_; + _zz_193_[3] = _zz_192_; + _zz_193_[2] = _zz_192_; + _zz_193_[1] = _zz_192_; + _zz_193_[0] = _zz_192_; + end + + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JALR : begin + execute_BranchPlugin_branch_src2 = {_zz_193_,execute_INSTRUCTION[31 : 20]}; + end + default : begin + execute_BranchPlugin_branch_src2 = ((execute_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_JAL) ? {{_zz_195_,{{{_zz_545_,execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}},1'b0} : {{_zz_197_,{{{_zz_546_,_zz_547_},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}},1'b0}); + if(execute_PREDICTION_HAD_BRANCHED2)begin + execute_BranchPlugin_branch_src2 = {29'd0, _zz_332_}; + end + end + endcase + end + + assign _zz_194_ = _zz_330_[19]; + always @ (*) begin + _zz_195_[10] = _zz_194_; + _zz_195_[9] = _zz_194_; + _zz_195_[8] = _zz_194_; + _zz_195_[7] = _zz_194_; + _zz_195_[6] = _zz_194_; + _zz_195_[5] = _zz_194_; + _zz_195_[4] = _zz_194_; + _zz_195_[3] = _zz_194_; + _zz_195_[2] = _zz_194_; + _zz_195_[1] = _zz_194_; + _zz_195_[0] = _zz_194_; + end + + assign _zz_196_ = _zz_331_[11]; + always @ (*) begin + _zz_197_[18] = _zz_196_; + _zz_197_[17] = _zz_196_; + _zz_197_[16] = _zz_196_; + _zz_197_[15] = _zz_196_; + _zz_197_[14] = _zz_196_; + _zz_197_[13] = _zz_196_; + _zz_197_[12] = _zz_196_; + _zz_197_[11] = _zz_196_; + _zz_197_[10] = _zz_196_; + _zz_197_[9] = _zz_196_; + _zz_197_[8] = _zz_196_; + _zz_197_[7] = _zz_196_; + _zz_197_[6] = _zz_196_; + _zz_197_[5] = _zz_196_; + _zz_197_[4] = _zz_196_; + _zz_197_[3] = _zz_196_; + _zz_197_[2] = _zz_196_; + _zz_197_[1] = _zz_196_; + _zz_197_[0] = _zz_196_; + end + + assign execute_BranchPlugin_branchAdder = (execute_BranchPlugin_branch_src1 + execute_BranchPlugin_branch_src2); + assign _zz_37_ = {execute_BranchPlugin_branchAdder[31 : 1],(1'b0)}; + assign BranchPlugin_jumpInterface_valid = ((memory_arbitration_isValid && (! memory_arbitration_isStuckByOthers)) && memory_BRANCH_DO); + assign BranchPlugin_jumpInterface_payload = memory_BRANCH_CALC; + assign BranchPlugin_branchExceptionPort_valid = (memory_arbitration_isValid && (memory_BRANCH_DO && memory_BRANCH_CALC[1])); + assign BranchPlugin_branchExceptionPort_payload_code = (4'b0000); + assign BranchPlugin_branchExceptionPort_payload_badAddr = memory_BRANCH_CALC; + assign IBusCachedPlugin_decodePrediction_rsp_wasWrong = BranchPlugin_jumpInterface_valid; + always @ (*) begin + CsrPlugin_privilege = (2'b11); + if(CsrPlugin_forceMachineWire)begin + CsrPlugin_privilege = (2'b11); + end + end + + assign CsrPlugin_misa_base = (2'b01); + assign CsrPlugin_misa_extensions = (26'b00000000000000000001000010); + assign _zz_198_ = (CsrPlugin_mip_MTIP && CsrPlugin_mie_MTIE); + assign _zz_199_ = (CsrPlugin_mip_MSIP && CsrPlugin_mie_MSIE); + assign _zz_200_ = (CsrPlugin_mip_MEIP && CsrPlugin_mie_MEIE); + assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped = (2'b11); + assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege = ((CsrPlugin_privilege < CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped) ? CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped : CsrPlugin_privilege); + assign _zz_201_ = {decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid}; + assign _zz_202_ = _zz_333_[0]; + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_decode = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode; + if(_zz_254_)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b1; + end + if(decode_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b0; + end + end + + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_execute = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute; + if(execute_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_execute = 1'b0; + end + end + + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_memory = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory; + if(BranchPlugin_branchExceptionPort_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b1; + end + if(memory_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b0; + end + end + + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack; + if(DBusCachedPlugin_exceptionBus_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = 1'b1; + end + if(writeBack_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = 1'b0; + end + end + + assign CsrPlugin_exceptionPendings_0 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode; + assign CsrPlugin_exceptionPendings_1 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute; + assign CsrPlugin_exceptionPendings_2 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory; + assign CsrPlugin_exceptionPendings_3 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack; + assign CsrPlugin_exception = (CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack && CsrPlugin_allowException); + assign CsrPlugin_lastStageWasWfi = 1'b0; + always @ (*) begin + CsrPlugin_pipelineLiberator_done = ((! ({writeBack_arbitration_isValid,{memory_arbitration_isValid,execute_arbitration_isValid}} != (3'b000))) && IBusCachedPlugin_pcValids_3); + if(({CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute}} != (3'b000)))begin + CsrPlugin_pipelineLiberator_done = 1'b0; + end + if(CsrPlugin_hadException)begin + CsrPlugin_pipelineLiberator_done = 1'b0; + end + end + + assign CsrPlugin_interruptJump = ((CsrPlugin_interrupt_valid && CsrPlugin_pipelineLiberator_done) && CsrPlugin_allowInterrupts); + always @ (*) begin + CsrPlugin_targetPrivilege = CsrPlugin_interrupt_targetPrivilege; + if(CsrPlugin_hadException)begin + CsrPlugin_targetPrivilege = CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege; + end + end + + always @ (*) begin + CsrPlugin_trapCause = CsrPlugin_interrupt_code; + if(CsrPlugin_hadException)begin + CsrPlugin_trapCause = CsrPlugin_exceptionPortCtrl_exceptionContext_code; + end + end + + always @ (*) begin + CsrPlugin_xtvec_mode = (2'bxx); + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_xtvec_mode = CsrPlugin_mtvec_mode; + end + default : begin + end + endcase + end + + always @ (*) begin + CsrPlugin_xtvec_base = (30'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_xtvec_base = CsrPlugin_mtvec_base; + end + default : begin + end + endcase + end + + assign contextSwitching = CsrPlugin_jumpInterface_valid; + assign _zz_35_ = (! (((decode_INSTRUCTION[14 : 13] == (2'b01)) && (decode_INSTRUCTION[19 : 15] == (5'b00000))) || ((decode_INSTRUCTION[14 : 13] == (2'b11)) && (decode_INSTRUCTION[19 : 15] == (5'b00000))))); + assign _zz_34_ = (decode_INSTRUCTION[13 : 7] != (7'b0100000)); + assign execute_CsrPlugin_inWfi = 1'b0; + assign execute_CsrPlugin_blockedBySideEffects = ({writeBack_arbitration_isValid,memory_arbitration_isValid} != (2'b00)); + always @ (*) begin + execute_CsrPlugin_illegalAccess = 1'b1; + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001100000000 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001101000001 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001100000101 : begin + if(execute_CSR_WRITE_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b001101000100 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b110011000000 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b001101000011 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b111111000000 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b001100000100 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001101000010 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + default : begin + end + endcase + if((CsrPlugin_privilege < execute_CsrPlugin_csrAddress[9 : 8]))begin + execute_CsrPlugin_illegalAccess = 1'b1; + end + if(((! execute_arbitration_isValid) || (! execute_IS_CSR)))begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + + always @ (*) begin + execute_CsrPlugin_illegalInstruction = 1'b0; + if((execute_arbitration_isValid && (execute_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)))begin + if((CsrPlugin_privilege < execute_INSTRUCTION[29 : 28]))begin + execute_CsrPlugin_illegalInstruction = 1'b1; + end + end + end + + always @ (*) begin + execute_CsrPlugin_readData = (32'b00000000000000000000000000000000); + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + execute_CsrPlugin_readData[31 : 0] = _zz_210_; + end + 12'b001100000000 : begin + execute_CsrPlugin_readData[12 : 11] = CsrPlugin_mstatus_MPP; + execute_CsrPlugin_readData[7 : 7] = CsrPlugin_mstatus_MPIE; + execute_CsrPlugin_readData[3 : 3] = CsrPlugin_mstatus_MIE; + end + 12'b001101000001 : begin + execute_CsrPlugin_readData[31 : 0] = CsrPlugin_mepc; + end + 12'b001100000101 : begin + end + 12'b001101000100 : begin + execute_CsrPlugin_readData[11 : 11] = CsrPlugin_mip_MEIP; + execute_CsrPlugin_readData[7 : 7] = CsrPlugin_mip_MTIP; + execute_CsrPlugin_readData[3 : 3] = CsrPlugin_mip_MSIP; + end + 12'b110011000000 : begin + execute_CsrPlugin_readData[12 : 0] = (13'b1000000000000); + execute_CsrPlugin_readData[25 : 20] = (6'b100000); + end + 12'b001101000011 : begin + execute_CsrPlugin_readData[31 : 0] = CsrPlugin_mtval; + end + 12'b111111000000 : begin + execute_CsrPlugin_readData[31 : 0] = _zz_211_; + end + 12'b001100000100 : begin + execute_CsrPlugin_readData[11 : 11] = CsrPlugin_mie_MEIE; + execute_CsrPlugin_readData[7 : 7] = CsrPlugin_mie_MTIE; + execute_CsrPlugin_readData[3 : 3] = CsrPlugin_mie_MSIE; + end + 12'b001101000010 : begin + execute_CsrPlugin_readData[31 : 31] = CsrPlugin_mcause_interrupt; + execute_CsrPlugin_readData[3 : 0] = CsrPlugin_mcause_exceptionCode; + end + default : begin + end + endcase + end + + assign execute_CsrPlugin_writeInstruction = ((execute_arbitration_isValid && execute_IS_CSR) && execute_CSR_WRITE_OPCODE); + assign execute_CsrPlugin_readInstruction = ((execute_arbitration_isValid && execute_IS_CSR) && execute_CSR_READ_OPCODE); + assign execute_CsrPlugin_writeEnable = ((execute_CsrPlugin_writeInstruction && (! execute_CsrPlugin_blockedBySideEffects)) && (! execute_arbitration_isStuckByOthers)); + assign execute_CsrPlugin_readEnable = ((execute_CsrPlugin_readInstruction && (! execute_CsrPlugin_blockedBySideEffects)) && (! execute_arbitration_isStuckByOthers)); + assign execute_CsrPlugin_readToWriteData = execute_CsrPlugin_readData; + always @ (*) begin + case(_zz_276_) + 1'b0 : begin + execute_CsrPlugin_writeData = execute_SRC1; + end + default : begin + execute_CsrPlugin_writeData = (execute_INSTRUCTION[12] ? (execute_CsrPlugin_readToWriteData & (~ execute_SRC1)) : (execute_CsrPlugin_readToWriteData | execute_SRC1)); + end + endcase + end + + assign execute_CsrPlugin_csrAddress = execute_INSTRUCTION[31 : 20]; + assign execute_MulPlugin_a = execute_SRC1; + assign execute_MulPlugin_b = execute_SRC2; + always @ (*) begin + case(_zz_267_) + 2'b01 : begin + execute_MulPlugin_aSigned = 1'b1; + end + 2'b10 : begin + execute_MulPlugin_aSigned = 1'b1; + end + default : begin + execute_MulPlugin_aSigned = 1'b0; + end + endcase + end + + always @ (*) begin + case(_zz_267_) + 2'b01 : begin + execute_MulPlugin_bSigned = 1'b1; + end + 2'b10 : begin + execute_MulPlugin_bSigned = 1'b0; + end + default : begin + execute_MulPlugin_bSigned = 1'b0; + end + endcase + end + + assign execute_MulPlugin_aULow = execute_MulPlugin_a[15 : 0]; + assign execute_MulPlugin_bULow = execute_MulPlugin_b[15 : 0]; + assign execute_MulPlugin_aSLow = {1'b0,execute_MulPlugin_a[15 : 0]}; + assign execute_MulPlugin_bSLow = {1'b0,execute_MulPlugin_b[15 : 0]}; + assign execute_MulPlugin_aHigh = {(execute_MulPlugin_aSigned && execute_MulPlugin_a[31]),execute_MulPlugin_a[31 : 16]}; + assign execute_MulPlugin_bHigh = {(execute_MulPlugin_bSigned && execute_MulPlugin_b[31]),execute_MulPlugin_b[31 : 16]}; + assign _zz_31_ = (execute_MulPlugin_aULow * execute_MulPlugin_bULow); + assign _zz_30_ = ($signed(execute_MulPlugin_aSLow) * $signed(execute_MulPlugin_bHigh)); + assign _zz_29_ = ($signed(execute_MulPlugin_aHigh) * $signed(execute_MulPlugin_bSLow)); + assign _zz_28_ = ($signed(execute_MulPlugin_aHigh) * $signed(execute_MulPlugin_bHigh)); + assign _zz_27_ = ($signed(_zz_335_) + $signed(_zz_343_)); + assign writeBack_MulPlugin_result = ($signed(_zz_344_) + $signed(_zz_345_)); + always @ (*) begin + memory_DivPlugin_div_counter_willIncrement = 1'b0; + if(_zz_249_)begin + if(_zz_255_)begin + memory_DivPlugin_div_counter_willIncrement = 1'b1; + end + end + end + + always @ (*) begin + memory_DivPlugin_div_counter_willClear = 1'b0; + if(_zz_268_)begin + memory_DivPlugin_div_counter_willClear = 1'b1; + end + end + + assign memory_DivPlugin_div_counter_willOverflowIfInc = (memory_DivPlugin_div_counter_value == (6'b100001)); + assign memory_DivPlugin_div_counter_willOverflow = (memory_DivPlugin_div_counter_willOverflowIfInc && memory_DivPlugin_div_counter_willIncrement); + always @ (*) begin + if(memory_DivPlugin_div_counter_willOverflow)begin + memory_DivPlugin_div_counter_valueNext = (6'b000000); + end else begin + memory_DivPlugin_div_counter_valueNext = (memory_DivPlugin_div_counter_value + _zz_349_); + end + if(memory_DivPlugin_div_counter_willClear)begin + memory_DivPlugin_div_counter_valueNext = (6'b000000); + end + end + + assign _zz_203_ = memory_DivPlugin_rs1[31 : 0]; + assign _zz_204_ = {memory_DivPlugin_accumulator[31 : 0],_zz_203_[31]}; + assign _zz_205_ = (_zz_204_ - _zz_350_); + assign _zz_206_ = (memory_INSTRUCTION[13] ? memory_DivPlugin_accumulator[31 : 0] : memory_DivPlugin_rs1[31 : 0]); + assign _zz_207_ = (execute_RS2[31] && execute_IS_RS2_SIGNED); + assign _zz_208_ = (1'b0 || ((execute_IS_DIV && execute_RS1[31]) && execute_IS_RS1_SIGNED)); + always @ (*) begin + _zz_209_[32] = (execute_IS_RS1_SIGNED && execute_RS1[31]); + _zz_209_[31 : 0] = execute_RS1; + end + + assign _zz_211_ = (_zz_210_ & externalInterruptArray_regNext); + assign externalInterrupt = (_zz_211_ != (32'b00000000000000000000000000000000)); + assign _zz_26_ = decode_SHIFT_CTRL; + assign _zz_23_ = execute_SHIFT_CTRL; + assign _zz_24_ = _zz_73_; + assign _zz_46_ = decode_to_execute_SHIFT_CTRL; + assign _zz_44_ = execute_to_memory_SHIFT_CTRL; + assign _zz_21_ = decode_ALU_CTRL; + assign _zz_19_ = _zz_87_; + assign _zz_56_ = decode_to_execute_ALU_CTRL; + assign _zz_18_ = decode_SRC2_CTRL; + assign _zz_16_ = _zz_74_; + assign _zz_51_ = decode_to_execute_SRC2_CTRL; + assign _zz_15_ = decode_BRANCH_CTRL; + assign _zz_95_ = _zz_68_; + assign _zz_39_ = decode_to_execute_BRANCH_CTRL; + assign _zz_13_ = decode_ENV_CTRL; + assign _zz_10_ = execute_ENV_CTRL; + assign _zz_8_ = memory_ENV_CTRL; + assign _zz_11_ = _zz_82_; + assign _zz_33_ = decode_to_execute_ENV_CTRL; + assign _zz_32_ = execute_to_memory_ENV_CTRL; + assign _zz_36_ = memory_to_writeBack_ENV_CTRL; + assign _zz_6_ = decode_ALU_BITWISE_CTRL; + assign _zz_4_ = _zz_81_; + assign _zz_58_ = decode_to_execute_ALU_BITWISE_CTRL; + assign _zz_3_ = decode_SRC1_CTRL; + assign _zz_1_ = _zz_83_; + assign _zz_53_ = decode_to_execute_SRC1_CTRL; + assign decode_arbitration_isFlushed = ({writeBack_arbitration_flushAll,{memory_arbitration_flushAll,{execute_arbitration_flushAll,decode_arbitration_flushAll}}} != (4'b0000)); + assign execute_arbitration_isFlushed = ({writeBack_arbitration_flushAll,{memory_arbitration_flushAll,execute_arbitration_flushAll}} != (3'b000)); + assign memory_arbitration_isFlushed = ({writeBack_arbitration_flushAll,memory_arbitration_flushAll} != (2'b00)); + assign writeBack_arbitration_isFlushed = (writeBack_arbitration_flushAll != (1'b0)); + assign decode_arbitration_isStuckByOthers = (decode_arbitration_haltByOther || (((1'b0 || execute_arbitration_isStuck) || memory_arbitration_isStuck) || writeBack_arbitration_isStuck)); + assign decode_arbitration_isStuck = (decode_arbitration_haltItself || decode_arbitration_isStuckByOthers); + assign decode_arbitration_isMoving = ((! decode_arbitration_isStuck) && (! decode_arbitration_removeIt)); + assign decode_arbitration_isFiring = ((decode_arbitration_isValid && (! decode_arbitration_isStuck)) && (! decode_arbitration_removeIt)); + assign execute_arbitration_isStuckByOthers = (execute_arbitration_haltByOther || ((1'b0 || memory_arbitration_isStuck) || writeBack_arbitration_isStuck)); + assign execute_arbitration_isStuck = (execute_arbitration_haltItself || execute_arbitration_isStuckByOthers); + assign execute_arbitration_isMoving = ((! execute_arbitration_isStuck) && (! execute_arbitration_removeIt)); + assign execute_arbitration_isFiring = ((execute_arbitration_isValid && (! execute_arbitration_isStuck)) && (! execute_arbitration_removeIt)); + assign memory_arbitration_isStuckByOthers = (memory_arbitration_haltByOther || (1'b0 || writeBack_arbitration_isStuck)); + assign memory_arbitration_isStuck = (memory_arbitration_haltItself || memory_arbitration_isStuckByOthers); + assign memory_arbitration_isMoving = ((! memory_arbitration_isStuck) && (! memory_arbitration_removeIt)); + assign memory_arbitration_isFiring = ((memory_arbitration_isValid && (! memory_arbitration_isStuck)) && (! memory_arbitration_removeIt)); + assign writeBack_arbitration_isStuckByOthers = (writeBack_arbitration_haltByOther || 1'b0); + assign writeBack_arbitration_isStuck = (writeBack_arbitration_haltItself || writeBack_arbitration_isStuckByOthers); + assign writeBack_arbitration_isMoving = ((! writeBack_arbitration_isStuck) && (! writeBack_arbitration_removeIt)); + assign writeBack_arbitration_isFiring = ((writeBack_arbitration_isValid && (! writeBack_arbitration_isStuck)) && (! writeBack_arbitration_removeIt)); + assign iBusWishbone_ADR = {_zz_369_,_zz_212_}; + assign iBusWishbone_CTI = ((_zz_212_ == (3'b111)) ? (3'b111) : (3'b010)); + assign iBusWishbone_BTE = (2'b00); + assign iBusWishbone_SEL = (4'b1111); + assign iBusWishbone_WE = 1'b0; + assign iBusWishbone_DAT_MOSI = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + always @ (*) begin + iBusWishbone_CYC = 1'b0; + if(_zz_269_)begin + iBusWishbone_CYC = 1'b1; + end + end + + always @ (*) begin + iBusWishbone_STB = 1'b0; + if(_zz_269_)begin + iBusWishbone_STB = 1'b1; + end + end + + assign iBus_cmd_ready = (iBus_cmd_valid && iBusWishbone_ACK); + assign iBus_rsp_valid = _zz_213_; + assign iBus_rsp_payload_data = iBusWishbone_DAT_MISO_regNext; + assign iBus_rsp_payload_error = 1'b0; + assign _zz_219_ = (dBus_cmd_payload_length != (3'b000)); + assign _zz_215_ = dBus_cmd_valid; + assign _zz_217_ = dBus_cmd_payload_wr; + assign _zz_218_ = (_zz_214_ == dBus_cmd_payload_length); + assign dBus_cmd_ready = (_zz_216_ && (_zz_217_ || _zz_218_)); + assign dBusWishbone_ADR = ((_zz_219_ ? {{dBus_cmd_payload_address[31 : 5],_zz_214_},(2'b00)} : {dBus_cmd_payload_address[31 : 2],(2'b00)}) >>> 2); + assign dBusWishbone_CTI = (_zz_219_ ? (_zz_218_ ? (3'b111) : (3'b010)) : (3'b000)); + assign dBusWishbone_BTE = (2'b00); + assign dBusWishbone_SEL = (_zz_217_ ? dBus_cmd_payload_mask : (4'b1111)); + assign dBusWishbone_WE = _zz_217_; + assign dBusWishbone_DAT_MOSI = dBus_cmd_payload_data; + assign _zz_216_ = (_zz_215_ && dBusWishbone_ACK); + assign dBusWishbone_CYC = _zz_215_; + assign dBusWishbone_STB = _zz_215_; + assign dBus_rsp_valid = _zz_220_; + assign dBus_rsp_payload_data = dBusWishbone_DAT_MISO_regNext; + assign dBus_rsp_payload_error = 1'b0; + always @ (posedge clk) begin + if(reset) begin + IBusCachedPlugin_fetchPc_pcReg <= externalResetVector; + IBusCachedPlugin_fetchPc_inc <= 1'b0; + _zz_108_ <= 1'b0; + _zz_114_ <= 1'b0; + _zz_116_ <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_0 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= 1'b0; + IBusCachedPlugin_injector_decodeRemoved <= 1'b0; + _zz_129_ <= 1'b0; + _zz_136_ <= 1'b0; + _zz_160_ <= 1'b1; + _zz_173_ <= 1'b0; + CsrPlugin_mstatus_MIE <= 1'b0; + CsrPlugin_mstatus_MPIE <= 1'b0; + CsrPlugin_mstatus_MPP <= (2'b11); + CsrPlugin_mie_MEIE <= 1'b0; + CsrPlugin_mie_MTIE <= 1'b0; + CsrPlugin_mie_MSIE <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= 1'b0; + CsrPlugin_interrupt_valid <= 1'b0; + CsrPlugin_hadException <= 1'b0; + execute_CsrPlugin_wfiWake <= 1'b0; + memory_DivPlugin_div_counter_value <= (6'b000000); + _zz_210_ <= (32'b00000000000000000000000000000000); + execute_arbitration_isValid <= 1'b0; + memory_arbitration_isValid <= 1'b0; + writeBack_arbitration_isValid <= 1'b0; + memory_to_writeBack_REGFILE_WRITE_DATA <= (32'b00000000000000000000000000000000); + memory_to_writeBack_INSTRUCTION <= (32'b00000000000000000000000000000000); + _zz_212_ <= (3'b000); + _zz_213_ <= 1'b0; + _zz_214_ <= (3'b000); + _zz_220_ <= 1'b0; + end else begin + if(IBusCachedPlugin_fetchPc_propagatePc)begin + IBusCachedPlugin_fetchPc_inc <= 1'b0; + end + if(IBusCachedPlugin_jump_pcLoad_valid)begin + IBusCachedPlugin_fetchPc_inc <= 1'b0; + end + if(_zz_259_)begin + IBusCachedPlugin_fetchPc_inc <= 1'b1; + end + if(IBusCachedPlugin_fetchPc_samplePcNext)begin + IBusCachedPlugin_fetchPc_pcReg <= IBusCachedPlugin_fetchPc_pc; + end + _zz_108_ <= 1'b1; + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + _zz_114_ <= 1'b0; + end + if(_zz_112_)begin + _zz_114_ <= IBusCachedPlugin_iBusRsp_stages_0_output_valid; + end + if(IBusCachedPlugin_iBusRsp_stages_1_output_ready)begin + _zz_116_ <= IBusCachedPlugin_iBusRsp_stages_1_output_valid; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + _zz_116_ <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_0 <= 1'b0; + end + if((! (! IBusCachedPlugin_iBusRsp_stages_1_input_ready)))begin + IBusCachedPlugin_injector_nextPcCalc_valids_0 <= 1'b1; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= 1'b0; + end + if((! (! IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready)))begin + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= IBusCachedPlugin_injector_nextPcCalc_valids_0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= 1'b0; + end + if((! execute_arbitration_isStuck))begin + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= IBusCachedPlugin_injector_nextPcCalc_valids_1; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= 1'b0; + end + if((! memory_arbitration_isStuck))begin + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= IBusCachedPlugin_injector_nextPcCalc_valids_2; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= 1'b0; + end + if((! writeBack_arbitration_isStuck))begin + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= IBusCachedPlugin_injector_nextPcCalc_valids_3; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= 1'b0; + end + if(decode_arbitration_removeIt)begin + IBusCachedPlugin_injector_decodeRemoved <= 1'b1; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_decodeRemoved <= 1'b0; + end + if(dataCache_1__io_mem_cmd_s2mPipe_ready)begin + _zz_129_ <= 1'b0; + end + if(_zz_270_)begin + _zz_129_ <= dataCache_1__io_mem_cmd_valid; + end + if(dataCache_1__io_mem_cmd_s2mPipe_ready)begin + _zz_136_ <= dataCache_1__io_mem_cmd_s2mPipe_valid; + end + _zz_160_ <= 1'b0; + _zz_173_ <= _zz_172_; + if((! decode_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= 1'b0; + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= CsrPlugin_exceptionPortCtrl_exceptionValids_decode; + end + if((! execute_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= (CsrPlugin_exceptionPortCtrl_exceptionValids_decode && (! decode_arbitration_isStuck)); + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= CsrPlugin_exceptionPortCtrl_exceptionValids_execute; + end + if((! memory_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= (CsrPlugin_exceptionPortCtrl_exceptionValids_execute && (! execute_arbitration_isStuck)); + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= CsrPlugin_exceptionPortCtrl_exceptionValids_memory; + end + if((! writeBack_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= (CsrPlugin_exceptionPortCtrl_exceptionValids_memory && (! memory_arbitration_isStuck)); + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= 1'b0; + end + CsrPlugin_interrupt_valid <= 1'b0; + if(_zz_271_)begin + if(_zz_272_)begin + CsrPlugin_interrupt_valid <= 1'b1; + end + if(_zz_273_)begin + CsrPlugin_interrupt_valid <= 1'b1; + end + if(_zz_274_)begin + CsrPlugin_interrupt_valid <= 1'b1; + end + end + CsrPlugin_hadException <= CsrPlugin_exception; + if(_zz_256_)begin + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_mstatus_MIE <= 1'b0; + CsrPlugin_mstatus_MPIE <= CsrPlugin_mstatus_MIE; + CsrPlugin_mstatus_MPP <= CsrPlugin_privilege; + end + default : begin + end + endcase + end + if(_zz_257_)begin + case(_zz_258_) + 2'b11 : begin + CsrPlugin_mstatus_MPP <= (2'b00); + CsrPlugin_mstatus_MIE <= CsrPlugin_mstatus_MPIE; + CsrPlugin_mstatus_MPIE <= 1'b1; + end + default : begin + end + endcase + end + execute_CsrPlugin_wfiWake <= ({_zz_200_,{_zz_199_,_zz_198_}} != (3'b000)); + memory_DivPlugin_div_counter_value <= memory_DivPlugin_div_counter_valueNext; + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_REGFILE_WRITE_DATA <= _zz_43_; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_INSTRUCTION <= memory_INSTRUCTION; + end + if(((! execute_arbitration_isStuck) || execute_arbitration_removeIt))begin + execute_arbitration_isValid <= 1'b0; + end + if(((! decode_arbitration_isStuck) && (! decode_arbitration_removeIt)))begin + execute_arbitration_isValid <= decode_arbitration_isValid; + end + if(((! memory_arbitration_isStuck) || memory_arbitration_removeIt))begin + memory_arbitration_isValid <= 1'b0; + end + if(((! execute_arbitration_isStuck) && (! execute_arbitration_removeIt)))begin + memory_arbitration_isValid <= execute_arbitration_isValid; + end + if(((! writeBack_arbitration_isStuck) || writeBack_arbitration_removeIt))begin + writeBack_arbitration_isValid <= 1'b0; + end + if(((! memory_arbitration_isStuck) && (! memory_arbitration_removeIt)))begin + writeBack_arbitration_isValid <= memory_arbitration_isValid; + end + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + if(execute_CsrPlugin_writeEnable)begin + _zz_210_ <= execute_CsrPlugin_writeData[31 : 0]; + end + end + 12'b001100000000 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mstatus_MPP <= execute_CsrPlugin_writeData[12 : 11]; + CsrPlugin_mstatus_MPIE <= _zz_363_[0]; + CsrPlugin_mstatus_MIE <= _zz_364_[0]; + end + end + 12'b001101000001 : begin + end + 12'b001100000101 : begin + end + 12'b001101000100 : begin + end + 12'b110011000000 : begin + end + 12'b001101000011 : begin + end + 12'b111111000000 : begin + end + 12'b001100000100 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mie_MEIE <= _zz_366_[0]; + CsrPlugin_mie_MTIE <= _zz_367_[0]; + CsrPlugin_mie_MSIE <= _zz_368_[0]; + end + end + 12'b001101000010 : begin + end + default : begin + end + endcase + if(_zz_269_)begin + if(iBusWishbone_ACK)begin + _zz_212_ <= (_zz_212_ + (3'b001)); + end + end + _zz_213_ <= (iBusWishbone_CYC && iBusWishbone_ACK); + if((_zz_215_ && _zz_216_))begin + _zz_214_ <= (_zz_214_ + (3'b001)); + if(_zz_218_)begin + _zz_214_ <= (3'b000); + end + end + _zz_220_ <= ((_zz_215_ && (! dBusWishbone_WE)) && dBusWishbone_ACK); + end + end + + always @ (posedge clk) begin + if(IBusCachedPlugin_iBusRsp_stages_1_output_ready)begin + _zz_117_ <= IBusCachedPlugin_iBusRsp_stages_1_output_payload; + end + if(IBusCachedPlugin_iBusRsp_stages_1_input_ready)begin + IBusCachedPlugin_s1_tightlyCoupledHit <= IBusCachedPlugin_s0_tightlyCoupledHit; + end + if(IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready)begin + IBusCachedPlugin_s2_tightlyCoupledHit <= IBusCachedPlugin_s1_tightlyCoupledHit; + end + if(_zz_270_)begin + _zz_130_ <= dataCache_1__io_mem_cmd_payload_wr; + _zz_131_ <= dataCache_1__io_mem_cmd_payload_address; + _zz_132_ <= dataCache_1__io_mem_cmd_payload_data; + _zz_133_ <= dataCache_1__io_mem_cmd_payload_mask; + _zz_134_ <= dataCache_1__io_mem_cmd_payload_length; + _zz_135_ <= dataCache_1__io_mem_cmd_payload_last; + end + if(dataCache_1__io_mem_cmd_s2mPipe_ready)begin + _zz_137_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_wr; + _zz_138_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_address; + _zz_139_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_data; + _zz_140_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_mask; + _zz_141_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_length; + _zz_142_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_last; + end + if(_zz_172_)begin + _zz_174_ <= _zz_59_[11 : 7]; + _zz_175_ <= _zz_89_; + end + CsrPlugin_mip_MEIP <= externalInterrupt; + CsrPlugin_mip_MTIP <= timerInterrupt; + CsrPlugin_mip_MSIP <= softwareInterrupt; + CsrPlugin_mcycle <= (CsrPlugin_mcycle + (64'b0000000000000000000000000000000000000000000000000000000000000001)); + if(writeBack_arbitration_isFiring)begin + CsrPlugin_minstret <= (CsrPlugin_minstret + (64'b0000000000000000000000000000000000000000000000000000000000000001)); + end + if(_zz_254_)begin + CsrPlugin_exceptionPortCtrl_exceptionContext_code <= (_zz_202_ ? IBusCachedPlugin_decodeExceptionPort_payload_code : decodeExceptionPort_payload_code); + CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= (_zz_202_ ? IBusCachedPlugin_decodeExceptionPort_payload_badAddr : decodeExceptionPort_payload_badAddr); + end + if(BranchPlugin_branchExceptionPort_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionContext_code <= BranchPlugin_branchExceptionPort_payload_code; + CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= BranchPlugin_branchExceptionPort_payload_badAddr; + end + if(DBusCachedPlugin_exceptionBus_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionContext_code <= DBusCachedPlugin_exceptionBus_payload_code; + CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= DBusCachedPlugin_exceptionBus_payload_badAddr; + end + if(_zz_271_)begin + if(_zz_272_)begin + CsrPlugin_interrupt_code <= (4'b0111); + CsrPlugin_interrupt_targetPrivilege <= (2'b11); + end + if(_zz_273_)begin + CsrPlugin_interrupt_code <= (4'b0011); + CsrPlugin_interrupt_targetPrivilege <= (2'b11); + end + if(_zz_274_)begin + CsrPlugin_interrupt_code <= (4'b1011); + CsrPlugin_interrupt_targetPrivilege <= (2'b11); + end + end + if(_zz_256_)begin + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_mcause_interrupt <= (! CsrPlugin_hadException); + CsrPlugin_mcause_exceptionCode <= CsrPlugin_trapCause; + CsrPlugin_mepc <= writeBack_PC; + if(CsrPlugin_hadException)begin + CsrPlugin_mtval <= CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr; + end + end + default : begin + end + endcase + end + if((memory_DivPlugin_div_counter_value == (6'b100000)))begin + memory_DivPlugin_div_done <= 1'b1; + end + if((! memory_arbitration_isStuck))begin + memory_DivPlugin_div_done <= 1'b0; + end + if(_zz_249_)begin + if(_zz_255_)begin + memory_DivPlugin_rs1[31 : 0] <= _zz_351_[31:0]; + memory_DivPlugin_accumulator[31 : 0] <= ((! _zz_205_[32]) ? _zz_352_ : _zz_353_); + if((memory_DivPlugin_div_counter_value == (6'b100000)))begin + memory_DivPlugin_div_result <= _zz_354_[31:0]; + end + end + end + if(_zz_268_)begin + memory_DivPlugin_accumulator <= (65'b00000000000000000000000000000000000000000000000000000000000000000); + memory_DivPlugin_rs1 <= ((_zz_208_ ? (~ _zz_209_) : _zz_209_) + _zz_360_); + memory_DivPlugin_rs2 <= ((_zz_207_ ? (~ execute_RS2) : execute_RS2) + _zz_362_); + memory_DivPlugin_div_needRevert <= ((_zz_208_ ^ (_zz_207_ && (! execute_INSTRUCTION[13]))) && (! (((execute_RS2 == (32'b00000000000000000000000000000000)) && execute_IS_RS2_SIGNED) && (! execute_INSTRUCTION[13])))); + end + externalInterruptArray_regNext <= externalInterruptArray; + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_MUL <= decode_IS_MUL; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_IS_MUL <= execute_IS_MUL; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_IS_MUL <= memory_IS_MUL; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_FORMAL_PC_NEXT <= _zz_97_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_FORMAL_PC_NEXT <= execute_FORMAL_PC_NEXT; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_FORMAL_PC_NEXT <= _zz_96_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_LH <= execute_MUL_LH; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SHIFT_CTRL <= _zz_25_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_SHIFT_CTRL <= _zz_22_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_BYPASSABLE_MEMORY_STAGE <= decode_BYPASSABLE_MEMORY_STAGE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_BYPASSABLE_MEMORY_STAGE <= execute_BYPASSABLE_MEMORY_STAGE; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_PC <= decode_PC; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_PC <= _zz_50_; + end + if(((! writeBack_arbitration_isStuck) && (! CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack)))begin + memory_to_writeBack_PC <= memory_PC; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_CSR <= decode_IS_CSR; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_MEMORY_ENABLE <= decode_MEMORY_ENABLE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MEMORY_ENABLE <= execute_MEMORY_ENABLE; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MEMORY_ENABLE <= memory_MEMORY_ENABLE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_LL <= execute_MUL_LL; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_BRANCH_CALC <= execute_BRANCH_CALC; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_ALU_CTRL <= _zz_20_; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MUL_LOW <= memory_MUL_LOW; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_REGFILE_WRITE_DATA <= _zz_42_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MEMORY_ADDRESS_LOW <= execute_MEMORY_ADDRESS_LOW; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MEMORY_ADDRESS_LOW <= memory_MEMORY_ADDRESS_LOW; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_BYPASSABLE_EXECUTE_STAGE <= decode_BYPASSABLE_EXECUTE_STAGE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_HL <= execute_MUL_HL; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_HH <= execute_MUL_HH; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MUL_HH <= memory_MUL_HH; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_RS2_SIGNED <= decode_IS_RS2_SIGNED; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_RS2 <= decode_RS2; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_PREDICTION_HAD_BRANCHED2 <= decode_PREDICTION_HAD_BRANCHED2; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_MEMORY_WR <= decode_MEMORY_WR; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MEMORY_WR <= execute_MEMORY_WR; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MEMORY_WR <= memory_MEMORY_WR; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC_LESS_UNSIGNED <= decode_SRC_LESS_UNSIGNED; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_REGFILE_WRITE_VALID <= decode_REGFILE_WRITE_VALID; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_REGFILE_WRITE_VALID <= execute_REGFILE_WRITE_VALID; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_REGFILE_WRITE_VALID <= memory_REGFILE_WRITE_VALID; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_RS1_SIGNED <= decode_IS_RS1_SIGNED; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC2_CTRL <= _zz_17_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_DIV <= decode_IS_DIV; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_IS_DIV <= execute_IS_DIV; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_RS1 <= decode_RS1; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_BRANCH_CTRL <= _zz_14_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_ENV_CTRL <= _zz_12_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_ENV_CTRL <= _zz_9_; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_ENV_CTRL <= _zz_7_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_SHIFT_RIGHT <= execute_SHIFT_RIGHT; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_INSTRUCTION <= decode_INSTRUCTION; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_INSTRUCTION <= execute_INSTRUCTION; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_BRANCH_DO <= execute_BRANCH_DO; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC2_FORCE_ZERO <= decode_SRC2_FORCE_ZERO; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_CSR_WRITE_OPCODE <= decode_CSR_WRITE_OPCODE; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_ALU_BITWISE_CTRL <= _zz_5_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_CSR_READ_OPCODE <= decode_CSR_READ_OPCODE; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC_USE_SUB_LESS <= decode_SRC_USE_SUB_LESS; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_MEMORY_MANAGMENT <= decode_MEMORY_MANAGMENT; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC1_CTRL <= _zz_2_; + end + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + end + 12'b001100000000 : begin + end + 12'b001101000001 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mepc <= execute_CsrPlugin_writeData[31 : 0]; + end + end + 12'b001100000101 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mtvec_base <= execute_CsrPlugin_writeData[31 : 2]; + CsrPlugin_mtvec_mode <= execute_CsrPlugin_writeData[1 : 0]; + end + end + 12'b001101000100 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mip_MSIP <= _zz_365_[0]; + end + end + 12'b110011000000 : begin + end + 12'b001101000011 : begin + end + 12'b111111000000 : begin + end + 12'b001100000100 : begin + end + 12'b001101000010 : begin + end + default : begin + end + endcase + iBusWishbone_DAT_MISO_regNext <= iBusWishbone_DAT_MISO; + dBusWishbone_DAT_MISO_regNext <= dBusWishbone_DAT_MISO; + end + +endmodule + diff --git a/minitests/litex/src.vivado/mem.init b/minitests/litex/src.vivado/mem.init new file mode 100644 index 00000000..e69de29b diff --git a/minitests/litex/src.vivado/mem_1.init b/minitests/litex/src.vivado/mem_1.init new file mode 100644 index 00000000..e69de29b diff --git a/minitests/litex/src.vivado/top.tcl b/minitests/litex/src.vivado/top.tcl new file mode 100644 index 00000000..2e1eac64 --- /dev/null +++ b/minitests/litex/src.vivado/top.tcl @@ -0,0 +1,27 @@ +create_project -force -name top -part xc7a35ticsg324-1L +add_files {../top.v} +add_files {../VexRiscv.v} +read_xdc {../top.xdc} +synth_design -top top -part xc7a35ticsg324-1L +report_timing_summary -file top_timing_synth.rpt +report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt +report_utilization -file top_utilization_synth.rpt +opt_design +place_design +report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt +report_utilization -file top_utilization_place.rpt +report_io -file top_io.rpt +report_control_sets -verbose -file top_control_sets.rpt +report_clock_utilization -file top_clock_utilization.rpt +route_design +phys_opt_design +report_timing_summary -no_header -no_detailed_paths +write_checkpoint -force top_route.dcp +report_route_status -file top_route_status.rpt +report_drc -file top_drc.rpt +report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt +report_power -file top_power.rpt +set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design] +write_bitstream -force top.bit +write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin +quit diff --git a/minitests/litex/src.vivado/top.v b/minitests/litex/src.vivado/top.v new file mode 100644 index 00000000..befafb73 --- /dev/null +++ b/minitests/litex/src.vivado/top.v @@ -0,0 +1,15070 @@ +//-------------------------------------------------------------------------------- +// Auto-generated by Migen (562c046) & LiteX (60f2853e) on 2019-06-13 15:18:35 +//-------------------------------------------------------------------------------- +module top( + output reg serial_tx, + input serial_rx, + input cpu_reset, + input clk100, + output eth_ref_clk, + output [13:0] ddram_a, + output [2:0] ddram_ba, + output ddram_ras_n, + output ddram_cas_n, + output ddram_we_n, + output ddram_cs_n, + output [1:0] ddram_dm, + inout [15:0] ddram_dq, + output [1:0] ddram_dqs_p, + output [1:0] ddram_dqs_n, + output ddram_clk_p, + output ddram_clk_n, + output ddram_cke, + output ddram_odt, + output ddram_reset_n, + input eth_clocks_tx, + input eth_clocks_rx, + output eth_rst_n, + inout eth_mdio, + output eth_mdc, + input eth_rx_dv, + input eth_rx_er, + input [3:0] eth_rx_data, + output reg eth_tx_en, + output reg [3:0] eth_tx_data, + input eth_col, + input eth_crs +); + +wire main_ethernetsoc_ctrl_reset_reset_re; +wire main_ethernetsoc_ctrl_reset_reset_r; +reg main_ethernetsoc_ctrl_reset_reset_w = 1'd0; +reg [31:0] main_ethernetsoc_ctrl_storage_full = 32'd305419896; +wire [31:0] main_ethernetsoc_ctrl_storage; +reg main_ethernetsoc_ctrl_re = 1'd0; +wire [31:0] main_ethernetsoc_ctrl_bus_errors_status; +wire main_ethernetsoc_ctrl_reset; +wire main_ethernetsoc_ctrl_bus_error; +reg [31:0] main_ethernetsoc_ctrl_bus_errors = 32'd0; +wire main_ethernetsoc_vexriscv_reset; +wire [29:0] main_ethernetsoc_vexriscv_ibus_adr; +wire [31:0] main_ethernetsoc_vexriscv_ibus_dat_w; +wire [31:0] main_ethernetsoc_vexriscv_ibus_dat_r; +wire [3:0] main_ethernetsoc_vexriscv_ibus_sel; +wire main_ethernetsoc_vexriscv_ibus_cyc; +wire main_ethernetsoc_vexriscv_ibus_stb; +wire main_ethernetsoc_vexriscv_ibus_ack; +wire main_ethernetsoc_vexriscv_ibus_we; +wire [2:0] main_ethernetsoc_vexriscv_ibus_cti; +wire [1:0] main_ethernetsoc_vexriscv_ibus_bte; +wire main_ethernetsoc_vexriscv_ibus_err; +wire [29:0] main_ethernetsoc_vexriscv_dbus_adr; +wire [31:0] main_ethernetsoc_vexriscv_dbus_dat_w; +wire [31:0] main_ethernetsoc_vexriscv_dbus_dat_r; +wire [3:0] main_ethernetsoc_vexriscv_dbus_sel; +wire main_ethernetsoc_vexriscv_dbus_cyc; +wire main_ethernetsoc_vexriscv_dbus_stb; +wire main_ethernetsoc_vexriscv_dbus_ack; +wire main_ethernetsoc_vexriscv_dbus_we; +wire [2:0] main_ethernetsoc_vexriscv_dbus_cti; +wire [1:0] main_ethernetsoc_vexriscv_dbus_bte; +wire main_ethernetsoc_vexriscv_dbus_err; +reg [31:0] main_ethernetsoc_vexriscv_interrupt = 32'd0; +wire [29:0] main_ethernetsoc_rom_bus_adr; +wire [31:0] main_ethernetsoc_rom_bus_dat_w; +wire [31:0] main_ethernetsoc_rom_bus_dat_r; +wire [3:0] main_ethernetsoc_rom_bus_sel; +wire main_ethernetsoc_rom_bus_cyc; +wire main_ethernetsoc_rom_bus_stb; +reg main_ethernetsoc_rom_bus_ack = 1'd0; +wire main_ethernetsoc_rom_bus_we; +wire [2:0] main_ethernetsoc_rom_bus_cti; +wire [1:0] main_ethernetsoc_rom_bus_bte; +reg main_ethernetsoc_rom_bus_err = 1'd0; +wire [12:0] main_ethernetsoc_rom_adr; +wire [31:0] main_ethernetsoc_rom_dat_r; +wire [29:0] main_ethernetsoc_sram_bus_adr; +wire [31:0] main_ethernetsoc_sram_bus_dat_w; +wire [31:0] main_ethernetsoc_sram_bus_dat_r; +wire [3:0] main_ethernetsoc_sram_bus_sel; +wire main_ethernetsoc_sram_bus_cyc; +wire main_ethernetsoc_sram_bus_stb; +reg main_ethernetsoc_sram_bus_ack = 1'd0; +wire main_ethernetsoc_sram_bus_we; +wire [2:0] main_ethernetsoc_sram_bus_cti; +wire [1:0] main_ethernetsoc_sram_bus_bte; +reg main_ethernetsoc_sram_bus_err = 1'd0; +wire [12:0] main_ethernetsoc_sram_adr; +wire [31:0] main_ethernetsoc_sram_dat_r; +reg [3:0] main_ethernetsoc_sram_we = 4'd0; +wire [31:0] main_ethernetsoc_sram_dat_w; +reg [13:0] main_ethernetsoc_interface_adr = 14'd0; +reg main_ethernetsoc_interface_we = 1'd0; +reg [7:0] main_ethernetsoc_interface_dat_w = 8'd0; +wire [7:0] main_ethernetsoc_interface_dat_r; +wire [29:0] main_ethernetsoc_bus_wishbone_adr; +wire [31:0] main_ethernetsoc_bus_wishbone_dat_w; +reg [31:0] main_ethernetsoc_bus_wishbone_dat_r = 32'd0; +wire [3:0] main_ethernetsoc_bus_wishbone_sel; +wire main_ethernetsoc_bus_wishbone_cyc; +wire main_ethernetsoc_bus_wishbone_stb; +reg main_ethernetsoc_bus_wishbone_ack = 1'd0; +wire main_ethernetsoc_bus_wishbone_we; +wire [2:0] main_ethernetsoc_bus_wishbone_cti; +wire [1:0] main_ethernetsoc_bus_wishbone_bte; +reg main_ethernetsoc_bus_wishbone_err = 1'd0; +reg [1:0] main_ethernetsoc_counter = 2'd0; +reg [31:0] main_ethernetsoc_uart_phy_storage_full = 32'd4947802; +wire [31:0] main_ethernetsoc_uart_phy_storage; +reg main_ethernetsoc_uart_phy_re = 1'd0; +wire main_ethernetsoc_uart_phy_sink_valid; +reg main_ethernetsoc_uart_phy_sink_ready = 1'd0; +wire main_ethernetsoc_uart_phy_sink_first; +wire main_ethernetsoc_uart_phy_sink_last; +wire [7:0] main_ethernetsoc_uart_phy_sink_payload_data; +reg main_ethernetsoc_uart_phy_uart_clk_txen = 1'd0; +reg [31:0] main_ethernetsoc_uart_phy_phase_accumulator_tx = 32'd0; +reg [7:0] main_ethernetsoc_uart_phy_tx_reg = 8'd0; +reg [3:0] main_ethernetsoc_uart_phy_tx_bitcount = 4'd0; +reg main_ethernetsoc_uart_phy_tx_busy = 1'd0; +reg main_ethernetsoc_uart_phy_source_valid = 1'd0; +wire main_ethernetsoc_uart_phy_source_ready; +reg main_ethernetsoc_uart_phy_source_first = 1'd0; +reg main_ethernetsoc_uart_phy_source_last = 1'd0; +reg [7:0] main_ethernetsoc_uart_phy_source_payload_data = 8'd0; +reg main_ethernetsoc_uart_phy_uart_clk_rxen = 1'd0; +reg [31:0] main_ethernetsoc_uart_phy_phase_accumulator_rx = 32'd0; +wire main_ethernetsoc_uart_phy_rx; +reg main_ethernetsoc_uart_phy_rx_r = 1'd0; +reg [7:0] main_ethernetsoc_uart_phy_rx_reg = 8'd0; +reg [3:0] main_ethernetsoc_uart_phy_rx_bitcount = 4'd0; +reg main_ethernetsoc_uart_phy_rx_busy = 1'd0; +wire main_ethernetsoc_uart_rxtx_re; +wire [7:0] main_ethernetsoc_uart_rxtx_r; +wire [7:0] main_ethernetsoc_uart_rxtx_w; +wire main_ethernetsoc_uart_txfull_status; +wire main_ethernetsoc_uart_rxempty_status; +wire main_ethernetsoc_uart_irq; +wire main_ethernetsoc_uart_tx_status; +reg main_ethernetsoc_uart_tx_pending = 1'd0; +wire main_ethernetsoc_uart_tx_trigger; +reg main_ethernetsoc_uart_tx_clear = 1'd0; +reg main_ethernetsoc_uart_tx_old_trigger = 1'd0; +wire main_ethernetsoc_uart_rx_status; +reg main_ethernetsoc_uart_rx_pending = 1'd0; +wire main_ethernetsoc_uart_rx_trigger; +reg main_ethernetsoc_uart_rx_clear = 1'd0; +reg main_ethernetsoc_uart_rx_old_trigger = 1'd0; +wire main_ethernetsoc_uart_eventmanager_status_re; +wire [1:0] main_ethernetsoc_uart_eventmanager_status_r; +reg [1:0] main_ethernetsoc_uart_eventmanager_status_w = 2'd0; +wire main_ethernetsoc_uart_eventmanager_pending_re; +wire [1:0] main_ethernetsoc_uart_eventmanager_pending_r; +reg [1:0] main_ethernetsoc_uart_eventmanager_pending_w = 2'd0; +reg [1:0] main_ethernetsoc_uart_eventmanager_storage_full = 2'd0; +wire [1:0] main_ethernetsoc_uart_eventmanager_storage; +reg main_ethernetsoc_uart_eventmanager_re = 1'd0; +wire main_ethernetsoc_uart_tx_fifo_sink_valid; +wire main_ethernetsoc_uart_tx_fifo_sink_ready; +reg main_ethernetsoc_uart_tx_fifo_sink_first = 1'd0; +reg main_ethernetsoc_uart_tx_fifo_sink_last = 1'd0; +wire [7:0] main_ethernetsoc_uart_tx_fifo_sink_payload_data; +wire main_ethernetsoc_uart_tx_fifo_source_valid; +wire main_ethernetsoc_uart_tx_fifo_source_ready; +wire main_ethernetsoc_uart_tx_fifo_source_first; +wire main_ethernetsoc_uart_tx_fifo_source_last; +wire [7:0] main_ethernetsoc_uart_tx_fifo_source_payload_data; +wire main_ethernetsoc_uart_tx_fifo_re; +reg main_ethernetsoc_uart_tx_fifo_readable = 1'd0; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_we; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_writable; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_re; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_readable; +wire [9:0] main_ethernetsoc_uart_tx_fifo_syncfifo_din; +wire [9:0] main_ethernetsoc_uart_tx_fifo_syncfifo_dout; +reg [4:0] main_ethernetsoc_uart_tx_fifo_level0 = 5'd0; +reg main_ethernetsoc_uart_tx_fifo_replace = 1'd0; +reg [3:0] main_ethernetsoc_uart_tx_fifo_produce = 4'd0; +reg [3:0] main_ethernetsoc_uart_tx_fifo_consume = 4'd0; +reg [3:0] main_ethernetsoc_uart_tx_fifo_wrport_adr = 4'd0; +wire [9:0] main_ethernetsoc_uart_tx_fifo_wrport_dat_r; +wire main_ethernetsoc_uart_tx_fifo_wrport_we; +wire [9:0] main_ethernetsoc_uart_tx_fifo_wrport_dat_w; +wire main_ethernetsoc_uart_tx_fifo_do_read; +wire [3:0] main_ethernetsoc_uart_tx_fifo_rdport_adr; +wire [9:0] main_ethernetsoc_uart_tx_fifo_rdport_dat_r; +wire main_ethernetsoc_uart_tx_fifo_rdport_re; +wire [4:0] main_ethernetsoc_uart_tx_fifo_level1; +wire [7:0] main_ethernetsoc_uart_tx_fifo_fifo_in_payload_data; +wire main_ethernetsoc_uart_tx_fifo_fifo_in_first; +wire main_ethernetsoc_uart_tx_fifo_fifo_in_last; +wire [7:0] main_ethernetsoc_uart_tx_fifo_fifo_out_payload_data; +wire main_ethernetsoc_uart_tx_fifo_fifo_out_first; +wire main_ethernetsoc_uart_tx_fifo_fifo_out_last; +wire main_ethernetsoc_uart_rx_fifo_sink_valid; +wire main_ethernetsoc_uart_rx_fifo_sink_ready; +wire main_ethernetsoc_uart_rx_fifo_sink_first; +wire main_ethernetsoc_uart_rx_fifo_sink_last; +wire [7:0] main_ethernetsoc_uart_rx_fifo_sink_payload_data; +wire main_ethernetsoc_uart_rx_fifo_source_valid; +wire main_ethernetsoc_uart_rx_fifo_source_ready; +wire main_ethernetsoc_uart_rx_fifo_source_first; +wire main_ethernetsoc_uart_rx_fifo_source_last; +wire [7:0] main_ethernetsoc_uart_rx_fifo_source_payload_data; +wire main_ethernetsoc_uart_rx_fifo_re; +reg main_ethernetsoc_uart_rx_fifo_readable = 1'd0; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_we; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_writable; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_re; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_readable; +wire [9:0] main_ethernetsoc_uart_rx_fifo_syncfifo_din; +wire [9:0] main_ethernetsoc_uart_rx_fifo_syncfifo_dout; +reg [4:0] main_ethernetsoc_uart_rx_fifo_level0 = 5'd0; +reg main_ethernetsoc_uart_rx_fifo_replace = 1'd0; +reg [3:0] main_ethernetsoc_uart_rx_fifo_produce = 4'd0; +reg [3:0] main_ethernetsoc_uart_rx_fifo_consume = 4'd0; +reg [3:0] main_ethernetsoc_uart_rx_fifo_wrport_adr = 4'd0; +wire [9:0] main_ethernetsoc_uart_rx_fifo_wrport_dat_r; +wire main_ethernetsoc_uart_rx_fifo_wrport_we; +wire [9:0] main_ethernetsoc_uart_rx_fifo_wrport_dat_w; +wire main_ethernetsoc_uart_rx_fifo_do_read; +wire [3:0] main_ethernetsoc_uart_rx_fifo_rdport_adr; +wire [9:0] main_ethernetsoc_uart_rx_fifo_rdport_dat_r; +wire main_ethernetsoc_uart_rx_fifo_rdport_re; +wire [4:0] main_ethernetsoc_uart_rx_fifo_level1; +wire [7:0] main_ethernetsoc_uart_rx_fifo_fifo_in_payload_data; +wire main_ethernetsoc_uart_rx_fifo_fifo_in_first; +wire main_ethernetsoc_uart_rx_fifo_fifo_in_last; +wire [7:0] main_ethernetsoc_uart_rx_fifo_fifo_out_payload_data; +wire main_ethernetsoc_uart_rx_fifo_fifo_out_first; +wire main_ethernetsoc_uart_rx_fifo_fifo_out_last; +reg main_ethernetsoc_uart_reset = 1'd0; +reg [31:0] main_ethernetsoc_timer0_load_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_timer0_load_storage; +reg main_ethernetsoc_timer0_load_re = 1'd0; +reg [31:0] main_ethernetsoc_timer0_reload_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_timer0_reload_storage; +reg main_ethernetsoc_timer0_reload_re = 1'd0; +reg main_ethernetsoc_timer0_en_storage_full = 1'd0; +wire main_ethernetsoc_timer0_en_storage; +reg main_ethernetsoc_timer0_en_re = 1'd0; +wire main_ethernetsoc_timer0_update_value_re; +wire main_ethernetsoc_timer0_update_value_r; +reg main_ethernetsoc_timer0_update_value_w = 1'd0; +reg [31:0] main_ethernetsoc_timer0_value_status = 32'd0; +wire main_ethernetsoc_timer0_irq; +wire main_ethernetsoc_timer0_zero_status; +reg main_ethernetsoc_timer0_zero_pending = 1'd0; +wire main_ethernetsoc_timer0_zero_trigger; +reg main_ethernetsoc_timer0_zero_clear = 1'd0; +reg main_ethernetsoc_timer0_zero_old_trigger = 1'd0; +wire main_ethernetsoc_timer0_eventmanager_status_re; +wire main_ethernetsoc_timer0_eventmanager_status_r; +wire main_ethernetsoc_timer0_eventmanager_status_w; +wire main_ethernetsoc_timer0_eventmanager_pending_re; +wire main_ethernetsoc_timer0_eventmanager_pending_r; +wire main_ethernetsoc_timer0_eventmanager_pending_w; +reg main_ethernetsoc_timer0_eventmanager_storage_full = 1'd0; +wire main_ethernetsoc_timer0_eventmanager_storage; +reg main_ethernetsoc_timer0_eventmanager_re = 1'd0; +reg [31:0] main_ethernetsoc_timer0_value = 32'd0; +wire [29:0] main_ethernetsoc_interface0_wb_sdram_adr; +wire [31:0] main_ethernetsoc_interface0_wb_sdram_dat_w; +reg [31:0] main_ethernetsoc_interface0_wb_sdram_dat_r = 32'd0; +wire [3:0] main_ethernetsoc_interface0_wb_sdram_sel; +wire main_ethernetsoc_interface0_wb_sdram_cyc; +wire main_ethernetsoc_interface0_wb_sdram_stb; +reg main_ethernetsoc_interface0_wb_sdram_ack = 1'd0; +wire main_ethernetsoc_interface0_wb_sdram_we; +wire [2:0] main_ethernetsoc_interface0_wb_sdram_cti; +wire [1:0] main_ethernetsoc_interface0_wb_sdram_bte; +reg main_ethernetsoc_interface0_wb_sdram_err = 1'd0; +(* dont_touch = "true" *) wire sys_clk; +wire sys_rst; +(* dont_touch = "true" *) wire sys4x_clk; +(* dont_touch = "true" *) wire sys4x_dqs_clk; +wire clk200_clk; +wire clk200_rst; +wire eth_clk; +wire eth_rst; +wire main_ethernetsoc_reset; +wire main_ethernetsoc_locked; +wire main_ethernetsoc_clkin; +wire main_ethernetsoc_clkout0; +wire main_ethernetsoc_clkout_buf0; +wire main_ethernetsoc_clkout1; +wire main_ethernetsoc_clkout_buf1; +wire main_ethernetsoc_clkout2; +wire main_ethernetsoc_clkout_buf2; +wire main_ethernetsoc_clkout3; +wire main_ethernetsoc_clkout_buf3; +wire main_ethernetsoc_clkout4; +wire main_ethernetsoc_clkout_buf4; +reg [3:0] main_ethernetsoc_reset_counter = 4'd15; +reg main_ethernetsoc_ic_reset = 1'd1; +reg [3:0] main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full = 4'd8; +wire [3:0] main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage; +reg main_ethernetsoc_a7ddrphy_half_sys8x_taps_re = 1'd0; +wire main_ethernetsoc_a7ddrphy_cdly_rst_re; +wire main_ethernetsoc_a7ddrphy_cdly_rst_r; +reg main_ethernetsoc_a7ddrphy_cdly_rst_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_cdly_inc_re; +wire main_ethernetsoc_a7ddrphy_cdly_inc_r; +reg main_ethernetsoc_a7ddrphy_cdly_inc_w = 1'd0; +reg [1:0] main_ethernetsoc_a7ddrphy_dly_sel_storage_full = 2'd0; +wire [1:0] main_ethernetsoc_a7ddrphy_dly_sel_storage; +reg main_ethernetsoc_a7ddrphy_dly_sel_re = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_rst_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_rst_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_rst_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_inc_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_inc_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_inc_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_w = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p0_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p0_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p0_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p0_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p0_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p0_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p0_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p0_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p1_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p1_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p1_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p1_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p1_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p1_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p1_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p1_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p2_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p2_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p2_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p2_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p2_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p2_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p2_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p2_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p3_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p3_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p3_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p3_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p3_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p3_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p3_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p3_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid = 1'd0; +wire main_ethernetsoc_a7ddrphy_sd_clk_se_nodelay; +reg main_ethernetsoc_a7ddrphy_oe_dqs = 1'd0; +wire main_ethernetsoc_a7ddrphy_dqs_preamble; +wire main_ethernetsoc_a7ddrphy_dqs_postamble; +reg [7:0] main_ethernetsoc_a7ddrphy_dqs_serdes_pattern = 8'd85; +wire main_ethernetsoc_a7ddrphy_dqs_nodelay0; +wire main_ethernetsoc_a7ddrphy_dqs_t0; +wire main_ethernetsoc_a7ddrphy0; +wire main_ethernetsoc_a7ddrphy_dqs_nodelay1; +wire main_ethernetsoc_a7ddrphy_dqs_t1; +wire main_ethernetsoc_a7ddrphy1; +reg main_ethernetsoc_a7ddrphy_oe_dq = 1'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay0; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay0; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed0; +wire main_ethernetsoc_a7ddrphy_dq_t0; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data0; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip0_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip0_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip0_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip0_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay1; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay1; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed1; +wire main_ethernetsoc_a7ddrphy_dq_t1; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data1; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip1_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip1_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip1_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip1_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay2; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay2; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed2; +wire main_ethernetsoc_a7ddrphy_dq_t2; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data2; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip2_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip2_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip2_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip2_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay3; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay3; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed3; +wire main_ethernetsoc_a7ddrphy_dq_t3; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data3; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip3_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip3_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip3_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip3_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay4; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay4; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed4; +wire main_ethernetsoc_a7ddrphy_dq_t4; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data4; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip4_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip4_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip4_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip4_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay5; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay5; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed5; +wire main_ethernetsoc_a7ddrphy_dq_t5; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data5; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip5_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip5_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip5_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip5_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay6; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay6; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed6; +wire main_ethernetsoc_a7ddrphy_dq_t6; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data6; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip6_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip6_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip6_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip6_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay7; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay7; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed7; +wire main_ethernetsoc_a7ddrphy_dq_t7; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data7; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip7_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip7_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip7_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip7_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay8; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay8; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed8; +wire main_ethernetsoc_a7ddrphy_dq_t8; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data8; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip8_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip8_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip8_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip8_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay9; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay9; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed9; +wire main_ethernetsoc_a7ddrphy_dq_t9; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data9; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip9_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip9_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip9_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip9_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay10; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay10; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed10; +wire main_ethernetsoc_a7ddrphy_dq_t10; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data10; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip10_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip10_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip10_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip10_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay11; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay11; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed11; +wire main_ethernetsoc_a7ddrphy_dq_t11; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data11; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip11_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip11_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip11_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip11_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay12; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay12; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed12; +wire main_ethernetsoc_a7ddrphy_dq_t12; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data12; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip12_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip12_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip12_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip12_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay13; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay13; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed13; +wire main_ethernetsoc_a7ddrphy_dq_t13; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data13; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip13_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip13_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip13_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip13_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay14; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay14; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed14; +wire main_ethernetsoc_a7ddrphy_dq_t14; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data14; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip14_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip14_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip14_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip14_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay15; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay15; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed15; +wire main_ethernetsoc_a7ddrphy_dq_t15; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data15; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip15_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip15_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip15_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip15_r = 16'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en0 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en1 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en2 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en3 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en4 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en5 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en6 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en7 = 1'd0; +wire main_ethernetsoc_a7ddrphy_oe; +reg [3:0] main_ethernetsoc_a7ddrphy_last_wrdata_en = 4'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p0_address; +wire [2:0] main_ethernetsoc_sdram_inti_p0_bank; +reg main_ethernetsoc_sdram_inti_p0_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p0_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p0_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p0_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p0_cke; +wire main_ethernetsoc_sdram_inti_p0_odt; +wire main_ethernetsoc_sdram_inti_p0_reset_n; +reg main_ethernetsoc_sdram_inti_p0_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p0_wrdata; +wire main_ethernetsoc_sdram_inti_p0_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p0_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p0_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p0_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p0_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p1_address; +wire [2:0] main_ethernetsoc_sdram_inti_p1_bank; +reg main_ethernetsoc_sdram_inti_p1_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p1_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p1_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p1_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p1_cke; +wire main_ethernetsoc_sdram_inti_p1_odt; +wire main_ethernetsoc_sdram_inti_p1_reset_n; +reg main_ethernetsoc_sdram_inti_p1_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p1_wrdata; +wire main_ethernetsoc_sdram_inti_p1_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p1_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p1_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p1_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p1_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p2_address; +wire [2:0] main_ethernetsoc_sdram_inti_p2_bank; +reg main_ethernetsoc_sdram_inti_p2_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p2_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p2_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p2_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p2_cke; +wire main_ethernetsoc_sdram_inti_p2_odt; +wire main_ethernetsoc_sdram_inti_p2_reset_n; +reg main_ethernetsoc_sdram_inti_p2_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p2_wrdata; +wire main_ethernetsoc_sdram_inti_p2_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p2_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p2_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p2_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p2_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p3_address; +wire [2:0] main_ethernetsoc_sdram_inti_p3_bank; +reg main_ethernetsoc_sdram_inti_p3_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p3_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p3_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p3_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p3_cke; +wire main_ethernetsoc_sdram_inti_p3_odt; +wire main_ethernetsoc_sdram_inti_p3_reset_n; +reg main_ethernetsoc_sdram_inti_p3_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p3_wrdata; +wire main_ethernetsoc_sdram_inti_p3_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p3_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p3_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p3_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p3_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p0_address; +wire [2:0] main_ethernetsoc_sdram_slave_p0_bank; +wire main_ethernetsoc_sdram_slave_p0_cas_n; +wire main_ethernetsoc_sdram_slave_p0_cs_n; +wire main_ethernetsoc_sdram_slave_p0_ras_n; +wire main_ethernetsoc_sdram_slave_p0_we_n; +wire main_ethernetsoc_sdram_slave_p0_cke; +wire main_ethernetsoc_sdram_slave_p0_odt; +wire main_ethernetsoc_sdram_slave_p0_reset_n; +wire main_ethernetsoc_sdram_slave_p0_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p0_wrdata; +wire main_ethernetsoc_sdram_slave_p0_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p0_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p0_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p0_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p0_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p1_address; +wire [2:0] main_ethernetsoc_sdram_slave_p1_bank; +wire main_ethernetsoc_sdram_slave_p1_cas_n; +wire main_ethernetsoc_sdram_slave_p1_cs_n; +wire main_ethernetsoc_sdram_slave_p1_ras_n; +wire main_ethernetsoc_sdram_slave_p1_we_n; +wire main_ethernetsoc_sdram_slave_p1_cke; +wire main_ethernetsoc_sdram_slave_p1_odt; +wire main_ethernetsoc_sdram_slave_p1_reset_n; +wire main_ethernetsoc_sdram_slave_p1_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p1_wrdata; +wire main_ethernetsoc_sdram_slave_p1_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p1_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p1_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p1_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p1_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p2_address; +wire [2:0] main_ethernetsoc_sdram_slave_p2_bank; +wire main_ethernetsoc_sdram_slave_p2_cas_n; +wire main_ethernetsoc_sdram_slave_p2_cs_n; +wire main_ethernetsoc_sdram_slave_p2_ras_n; +wire main_ethernetsoc_sdram_slave_p2_we_n; +wire main_ethernetsoc_sdram_slave_p2_cke; +wire main_ethernetsoc_sdram_slave_p2_odt; +wire main_ethernetsoc_sdram_slave_p2_reset_n; +wire main_ethernetsoc_sdram_slave_p2_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p2_wrdata; +wire main_ethernetsoc_sdram_slave_p2_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p2_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p2_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p2_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p2_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p3_address; +wire [2:0] main_ethernetsoc_sdram_slave_p3_bank; +wire main_ethernetsoc_sdram_slave_p3_cas_n; +wire main_ethernetsoc_sdram_slave_p3_cs_n; +wire main_ethernetsoc_sdram_slave_p3_ras_n; +wire main_ethernetsoc_sdram_slave_p3_we_n; +wire main_ethernetsoc_sdram_slave_p3_cke; +wire main_ethernetsoc_sdram_slave_p3_odt; +wire main_ethernetsoc_sdram_slave_p3_reset_n; +wire main_ethernetsoc_sdram_slave_p3_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p3_wrdata; +wire main_ethernetsoc_sdram_slave_p3_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p3_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p3_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p3_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p3_rddata_valid = 1'd0; +reg [13:0] main_ethernetsoc_sdram_master_p0_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p0_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p0_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p0_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p0_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p0_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p0_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p0_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p0_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p0_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p0_rddata; +wire main_ethernetsoc_sdram_master_p0_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_master_p1_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p1_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p1_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p1_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p1_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p1_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p1_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p1_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p1_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p1_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p1_rddata; +wire main_ethernetsoc_sdram_master_p1_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_master_p2_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p2_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p2_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p2_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p2_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p2_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p2_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p2_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p2_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p2_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p2_rddata; +wire main_ethernetsoc_sdram_master_p2_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_master_p3_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p3_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p3_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p3_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p3_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p3_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p3_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p3_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p3_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p3_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p3_rddata; +wire main_ethernetsoc_sdram_master_p3_rddata_valid; +reg [3:0] main_ethernetsoc_sdram_storage_full = 4'd0; +wire [3:0] main_ethernetsoc_sdram_storage; +reg main_ethernetsoc_sdram_re = 1'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector0_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector0_command_storage; +reg main_ethernetsoc_sdram_phaseinjector0_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector0_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector0_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector0_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector0_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector0_address_storage; +reg main_ethernetsoc_sdram_phaseinjector0_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector0_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector0_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector0_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector0_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector0_status = 32'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector1_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector1_command_storage; +reg main_ethernetsoc_sdram_phaseinjector1_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector1_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector1_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector1_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector1_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector1_address_storage; +reg main_ethernetsoc_sdram_phaseinjector1_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector1_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector1_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector1_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector1_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector1_status = 32'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector2_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector2_command_storage; +reg main_ethernetsoc_sdram_phaseinjector2_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector2_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector2_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector2_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector2_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector2_address_storage; +reg main_ethernetsoc_sdram_phaseinjector2_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector2_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector2_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector2_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector2_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector2_status = 32'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector3_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector3_command_storage; +reg main_ethernetsoc_sdram_phaseinjector3_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector3_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector3_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector3_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector3_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector3_address_storage; +reg main_ethernetsoc_sdram_phaseinjector3_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector3_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector3_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector3_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector3_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector3_status = 32'd0; +reg [13:0] main_ethernetsoc_sdram_dfi_p0_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p0_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p0_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p0_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p0_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p0_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p0_cke; +wire main_ethernetsoc_sdram_dfi_p0_odt; +wire main_ethernetsoc_sdram_dfi_p0_reset_n; +reg main_ethernetsoc_sdram_dfi_p0_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p0_wrdata; +reg main_ethernetsoc_sdram_dfi_p0_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p0_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p0_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p0_rddata; +wire main_ethernetsoc_sdram_dfi_p0_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_dfi_p1_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p1_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p1_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p1_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p1_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p1_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p1_cke; +wire main_ethernetsoc_sdram_dfi_p1_odt; +wire main_ethernetsoc_sdram_dfi_p1_reset_n; +reg main_ethernetsoc_sdram_dfi_p1_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p1_wrdata; +reg main_ethernetsoc_sdram_dfi_p1_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p1_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p1_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p1_rddata; +wire main_ethernetsoc_sdram_dfi_p1_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_dfi_p2_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p2_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p2_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p2_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p2_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p2_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p2_cke; +wire main_ethernetsoc_sdram_dfi_p2_odt; +wire main_ethernetsoc_sdram_dfi_p2_reset_n; +reg main_ethernetsoc_sdram_dfi_p2_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p2_wrdata; +reg main_ethernetsoc_sdram_dfi_p2_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p2_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p2_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p2_rddata; +wire main_ethernetsoc_sdram_dfi_p2_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_dfi_p3_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p3_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p3_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p3_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p3_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p3_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p3_cke; +wire main_ethernetsoc_sdram_dfi_p3_odt; +wire main_ethernetsoc_sdram_dfi_p3_reset_n; +reg main_ethernetsoc_sdram_dfi_p3_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p3_wrdata; +reg main_ethernetsoc_sdram_dfi_p3_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p3_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p3_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p3_rddata; +wire main_ethernetsoc_sdram_dfi_p3_rddata_valid; +wire main_ethernetsoc_sdram_interface_bank0_valid; +wire main_ethernetsoc_sdram_interface_bank0_ready; +wire main_ethernetsoc_sdram_interface_bank0_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank0_addr; +wire main_ethernetsoc_sdram_interface_bank0_lock; +wire main_ethernetsoc_sdram_interface_bank0_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank0_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank1_valid; +wire main_ethernetsoc_sdram_interface_bank1_ready; +wire main_ethernetsoc_sdram_interface_bank1_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank1_addr; +wire main_ethernetsoc_sdram_interface_bank1_lock; +wire main_ethernetsoc_sdram_interface_bank1_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank1_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank2_valid; +wire main_ethernetsoc_sdram_interface_bank2_ready; +wire main_ethernetsoc_sdram_interface_bank2_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank2_addr; +wire main_ethernetsoc_sdram_interface_bank2_lock; +wire main_ethernetsoc_sdram_interface_bank2_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank2_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank3_valid; +wire main_ethernetsoc_sdram_interface_bank3_ready; +wire main_ethernetsoc_sdram_interface_bank3_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank3_addr; +wire main_ethernetsoc_sdram_interface_bank3_lock; +wire main_ethernetsoc_sdram_interface_bank3_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank3_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank4_valid; +wire main_ethernetsoc_sdram_interface_bank4_ready; +wire main_ethernetsoc_sdram_interface_bank4_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank4_addr; +wire main_ethernetsoc_sdram_interface_bank4_lock; +wire main_ethernetsoc_sdram_interface_bank4_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank4_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank5_valid; +wire main_ethernetsoc_sdram_interface_bank5_ready; +wire main_ethernetsoc_sdram_interface_bank5_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank5_addr; +wire main_ethernetsoc_sdram_interface_bank5_lock; +wire main_ethernetsoc_sdram_interface_bank5_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank5_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank6_valid; +wire main_ethernetsoc_sdram_interface_bank6_ready; +wire main_ethernetsoc_sdram_interface_bank6_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank6_addr; +wire main_ethernetsoc_sdram_interface_bank6_lock; +wire main_ethernetsoc_sdram_interface_bank6_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank6_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank7_valid; +wire main_ethernetsoc_sdram_interface_bank7_ready; +wire main_ethernetsoc_sdram_interface_bank7_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank7_addr; +wire main_ethernetsoc_sdram_interface_bank7_lock; +wire main_ethernetsoc_sdram_interface_bank7_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank7_rdata_valid; +reg [127:0] main_ethernetsoc_sdram_interface_wdata = 128'd0; +reg [15:0] main_ethernetsoc_sdram_interface_wdata_we = 16'd0; +wire [127:0] main_ethernetsoc_sdram_interface_rdata; +reg main_ethernetsoc_sdram_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_cmd_ready = 1'd0; +reg main_ethernetsoc_sdram_cmd_last = 1'd0; +reg [13:0] main_ethernetsoc_sdram_cmd_payload_a = 14'd0; +reg [2:0] main_ethernetsoc_sdram_cmd_payload_ba = 3'd0; +reg main_ethernetsoc_sdram_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_is_write = 1'd0; +wire main_ethernetsoc_sdram_timer_wait; +wire main_ethernetsoc_sdram_timer_done; +reg [9:0] main_ethernetsoc_sdram_timer_count = 10'd782; +reg main_ethernetsoc_sdram_timer_load = 1'd0; +reg [9:0] main_ethernetsoc_sdram_timer_load_count = 10'd0; +wire main_ethernetsoc_sdram_timer_reset; +reg main_ethernetsoc_sdram_generator_start = 1'd0; +reg main_ethernetsoc_sdram_generator_done = 1'd0; +reg [5:0] main_ethernetsoc_sdram_generator_counter = 6'd0; +wire main_ethernetsoc_sdram_bankmachine0_req_valid; +wire main_ethernetsoc_sdram_bankmachine0_req_ready; +wire main_ethernetsoc_sdram_bankmachine0_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_req_addr; +wire main_ethernetsoc_sdram_bankmachine0_req_lock; +reg main_ethernetsoc_sdram_bankmachine0_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_refresh_req; +reg main_ethernetsoc_sdram_bankmachine0_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine0_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine0_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine0_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_row_hit; +reg main_ethernetsoc_sdram_bankmachine0_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine0_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine0_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine0_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine0_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine0_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine1_req_valid; +wire main_ethernetsoc_sdram_bankmachine1_req_ready; +wire main_ethernetsoc_sdram_bankmachine1_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_req_addr; +wire main_ethernetsoc_sdram_bankmachine1_req_lock; +reg main_ethernetsoc_sdram_bankmachine1_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_refresh_req; +reg main_ethernetsoc_sdram_bankmachine1_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine1_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine1_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine1_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_row_hit; +reg main_ethernetsoc_sdram_bankmachine1_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine1_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine1_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine1_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine1_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine1_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine2_req_valid; +wire main_ethernetsoc_sdram_bankmachine2_req_ready; +wire main_ethernetsoc_sdram_bankmachine2_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_req_addr; +wire main_ethernetsoc_sdram_bankmachine2_req_lock; +reg main_ethernetsoc_sdram_bankmachine2_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_refresh_req; +reg main_ethernetsoc_sdram_bankmachine2_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine2_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine2_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine2_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_row_hit; +reg main_ethernetsoc_sdram_bankmachine2_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine2_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine2_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine2_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine2_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine2_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine3_req_valid; +wire main_ethernetsoc_sdram_bankmachine3_req_ready; +wire main_ethernetsoc_sdram_bankmachine3_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_req_addr; +wire main_ethernetsoc_sdram_bankmachine3_req_lock; +reg main_ethernetsoc_sdram_bankmachine3_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_refresh_req; +reg main_ethernetsoc_sdram_bankmachine3_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine3_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine3_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine3_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_row_hit; +reg main_ethernetsoc_sdram_bankmachine3_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine3_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine3_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine3_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine3_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine3_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine4_req_valid; +wire main_ethernetsoc_sdram_bankmachine4_req_ready; +wire main_ethernetsoc_sdram_bankmachine4_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_req_addr; +wire main_ethernetsoc_sdram_bankmachine4_req_lock; +reg main_ethernetsoc_sdram_bankmachine4_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_refresh_req; +reg main_ethernetsoc_sdram_bankmachine4_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine4_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine4_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine4_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_row_hit; +reg main_ethernetsoc_sdram_bankmachine4_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine4_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine4_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine4_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine4_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine4_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine5_req_valid; +wire main_ethernetsoc_sdram_bankmachine5_req_ready; +wire main_ethernetsoc_sdram_bankmachine5_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_req_addr; +wire main_ethernetsoc_sdram_bankmachine5_req_lock; +reg main_ethernetsoc_sdram_bankmachine5_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_refresh_req; +reg main_ethernetsoc_sdram_bankmachine5_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine5_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine5_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine5_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_row_hit; +reg main_ethernetsoc_sdram_bankmachine5_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine5_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine5_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine5_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine5_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine5_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine6_req_valid; +wire main_ethernetsoc_sdram_bankmachine6_req_ready; +wire main_ethernetsoc_sdram_bankmachine6_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_req_addr; +wire main_ethernetsoc_sdram_bankmachine6_req_lock; +reg main_ethernetsoc_sdram_bankmachine6_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_refresh_req; +reg main_ethernetsoc_sdram_bankmachine6_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine6_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine6_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine6_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_row_hit; +reg main_ethernetsoc_sdram_bankmachine6_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine6_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine6_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine6_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine6_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine6_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine7_req_valid; +wire main_ethernetsoc_sdram_bankmachine7_req_ready; +wire main_ethernetsoc_sdram_bankmachine7_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_req_addr; +wire main_ethernetsoc_sdram_bankmachine7_req_lock; +reg main_ethernetsoc_sdram_bankmachine7_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_refresh_req; +reg main_ethernetsoc_sdram_bankmachine7_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine7_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine7_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine7_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_row_hit; +reg main_ethernetsoc_sdram_bankmachine7_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine7_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine7_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine7_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine7_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine7_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_ras_allowed; +wire main_ethernetsoc_sdram_cas_allowed; +reg main_ethernetsoc_sdram_choose_cmd_want_reads = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_want_writes = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_want_cmds = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_want_activates = 1'd0; +wire main_ethernetsoc_sdram_choose_cmd_cmd_valid; +reg main_ethernetsoc_sdram_choose_cmd_cmd_ready = 1'd0; +wire [13:0] main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; +wire [2:0] main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba; +reg main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_cmd_payload_we = 1'd0; +wire main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_cmd; +wire main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read; +wire main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write; +reg [7:0] main_ethernetsoc_sdram_choose_cmd_valids = 8'd0; +wire [7:0] main_ethernetsoc_sdram_choose_cmd_request; +reg [2:0] main_ethernetsoc_sdram_choose_cmd_grant = 3'd0; +wire main_ethernetsoc_sdram_choose_cmd_ce; +reg main_ethernetsoc_sdram_choose_req_want_reads = 1'd0; +reg main_ethernetsoc_sdram_choose_req_want_writes = 1'd0; +reg main_ethernetsoc_sdram_choose_req_want_cmds = 1'd0; +reg main_ethernetsoc_sdram_choose_req_want_activates = 1'd0; +wire main_ethernetsoc_sdram_choose_req_cmd_valid; +reg main_ethernetsoc_sdram_choose_req_cmd_ready = 1'd0; +wire [13:0] main_ethernetsoc_sdram_choose_req_cmd_payload_a; +wire [2:0] main_ethernetsoc_sdram_choose_req_cmd_payload_ba; +reg main_ethernetsoc_sdram_choose_req_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_choose_req_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_choose_req_cmd_payload_we = 1'd0; +wire main_ethernetsoc_sdram_choose_req_cmd_payload_is_cmd; +wire main_ethernetsoc_sdram_choose_req_cmd_payload_is_read; +wire main_ethernetsoc_sdram_choose_req_cmd_payload_is_write; +reg [7:0] main_ethernetsoc_sdram_choose_req_valids = 8'd0; +wire [7:0] main_ethernetsoc_sdram_choose_req_request; +reg [2:0] main_ethernetsoc_sdram_choose_req_grant = 3'd0; +wire main_ethernetsoc_sdram_choose_req_ce; +reg [13:0] main_ethernetsoc_sdram_nop_a = 14'd0; +reg [2:0] main_ethernetsoc_sdram_nop_ba = 3'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel0 = 2'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel1 = 2'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel2 = 2'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel3 = 2'd0; +reg main_ethernetsoc_sdram_steerer0 = 1'd1; +reg main_ethernetsoc_sdram_steerer1 = 1'd1; +reg main_ethernetsoc_sdram_steerer2 = 1'd1; +reg main_ethernetsoc_sdram_steerer3 = 1'd1; +reg main_ethernetsoc_sdram_steerer4 = 1'd1; +reg main_ethernetsoc_sdram_steerer5 = 1'd1; +reg main_ethernetsoc_sdram_steerer6 = 1'd1; +reg main_ethernetsoc_sdram_steerer7 = 1'd1; +wire main_ethernetsoc_sdram_trrdcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_trrdcon_ready = 1'd1; +reg main_ethernetsoc_sdram_trrdcon_count = 1'd0; +wire main_ethernetsoc_sdram_tfawcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_tfawcon_ready = 1'd1; +wire [2:0] main_ethernetsoc_sdram_tfawcon_count; +reg [4:0] main_ethernetsoc_sdram_tfawcon_window = 5'd0; +wire main_ethernetsoc_sdram_tccdcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_tccdcon_ready = 1'd1; +reg main_ethernetsoc_sdram_tccdcon_count = 1'd0; +wire main_ethernetsoc_sdram_twtrcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_twtrcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_twtrcon_count = 3'd0; +wire main_ethernetsoc_sdram_read_available; +wire main_ethernetsoc_sdram_write_available; +reg main_ethernetsoc_sdram_en0 = 1'd0; +wire main_ethernetsoc_sdram_max_time0; +reg [4:0] main_ethernetsoc_sdram_time0 = 5'd0; +reg main_ethernetsoc_sdram_en1 = 1'd0; +wire main_ethernetsoc_sdram_max_time1; +reg [3:0] main_ethernetsoc_sdram_time1 = 4'd0; +wire main_ethernetsoc_sdram_go_to_refresh; +wire [29:0] main_ethernetsoc_interface1_wb_sdram_adr; +wire [31:0] main_ethernetsoc_interface1_wb_sdram_dat_w; +wire [31:0] main_ethernetsoc_interface1_wb_sdram_dat_r; +wire [3:0] main_ethernetsoc_interface1_wb_sdram_sel; +wire main_ethernetsoc_interface1_wb_sdram_cyc; +wire main_ethernetsoc_interface1_wb_sdram_stb; +wire main_ethernetsoc_interface1_wb_sdram_ack; +wire main_ethernetsoc_interface1_wb_sdram_we; +wire [2:0] main_ethernetsoc_interface1_wb_sdram_cti; +wire [1:0] main_ethernetsoc_interface1_wb_sdram_bte; +wire main_ethernetsoc_interface1_wb_sdram_err; +reg main_ethernetsoc_port_cmd_valid = 1'd0; +wire main_ethernetsoc_port_cmd_ready; +reg main_ethernetsoc_port_cmd_payload_we = 1'd0; +reg [23:0] main_ethernetsoc_port_cmd_payload_addr = 24'd0; +reg main_ethernetsoc_port_wdata_valid = 1'd0; +wire main_ethernetsoc_port_wdata_ready; +reg [127:0] main_ethernetsoc_port_wdata_payload_data = 128'd0; +reg [15:0] main_ethernetsoc_port_wdata_payload_we = 16'd0; +wire main_ethernetsoc_port_rdata_valid; +reg main_ethernetsoc_port_rdata_ready = 1'd0; +wire [127:0] main_ethernetsoc_port_rdata_payload_data; +wire [29:0] main_ethernetsoc_adr; +wire [127:0] main_ethernetsoc_dat_w; +reg [127:0] main_ethernetsoc_dat_r = 128'd0; +wire [15:0] main_ethernetsoc_sel; +reg main_ethernetsoc_cyc = 1'd0; +reg main_ethernetsoc_stb = 1'd0; +reg main_ethernetsoc_ack = 1'd0; +reg main_ethernetsoc_we = 1'd0; +wire [8:0] main_ethernetsoc_data_port_adr; +wire [127:0] main_ethernetsoc_data_port_dat_r; +reg [15:0] main_ethernetsoc_data_port_we = 16'd0; +reg [127:0] main_ethernetsoc_data_port_dat_w = 128'd0; +reg main_ethernetsoc_write_from_slave = 1'd0; +reg [1:0] main_ethernetsoc_adr_offset_r = 2'd0; +wire [8:0] main_ethernetsoc_tag_port_adr; +wire [23:0] main_ethernetsoc_tag_port_dat_r; +reg main_ethernetsoc_tag_port_we = 1'd0; +wire [23:0] main_ethernetsoc_tag_port_dat_w; +wire [22:0] main_ethernetsoc_tag_do_tag; +wire main_ethernetsoc_tag_do_dirty; +wire [22:0] main_ethernetsoc_tag_di_tag; +reg main_ethernetsoc_tag_di_dirty = 1'd0; +reg main_ethernetsoc_word_clr = 1'd0; +reg main_ethernetsoc_word_inc = 1'd0; +reg main_ethphy_reset_storage_full = 1'd0; +wire main_ethphy_reset_storage; +reg main_ethphy_reset_re = 1'd0; +(* dont_touch = "true" *) wire eth_rx_clk; +wire eth_rx_rst; +(* dont_touch = "true" *) wire eth_tx_clk; +wire eth_tx_rst; +wire main_ethphy_reset0; +wire main_ethphy_reset1; +reg [8:0] main_ethphy_counter = 9'd0; +wire main_ethphy_counter_done; +wire main_ethphy_counter_ce; +wire main_ethphy_liteethphymiitx_sink_sink_valid; +wire main_ethphy_liteethphymiitx_sink_sink_ready; +wire main_ethphy_liteethphymiitx_sink_sink_first; +wire main_ethphy_liteethphymiitx_sink_sink_last; +wire [7:0] main_ethphy_liteethphymiitx_sink_sink_payload_data; +wire main_ethphy_liteethphymiitx_sink_sink_payload_last_be; +wire main_ethphy_liteethphymiitx_sink_sink_payload_error; +wire main_ethphy_liteethphymiitx_converter_sink_valid; +wire main_ethphy_liteethphymiitx_converter_sink_ready; +reg main_ethphy_liteethphymiitx_converter_sink_first = 1'd0; +reg main_ethphy_liteethphymiitx_converter_sink_last = 1'd0; +wire [7:0] main_ethphy_liteethphymiitx_converter_sink_payload_data; +wire main_ethphy_liteethphymiitx_converter_source_valid; +wire main_ethphy_liteethphymiitx_converter_source_ready; +wire main_ethphy_liteethphymiitx_converter_source_first; +wire main_ethphy_liteethphymiitx_converter_source_last; +wire [3:0] main_ethphy_liteethphymiitx_converter_source_payload_data; +wire main_ethphy_liteethphymiitx_converter_converter_sink_valid; +wire main_ethphy_liteethphymiitx_converter_converter_sink_ready; +wire main_ethphy_liteethphymiitx_converter_converter_sink_first; +wire main_ethphy_liteethphymiitx_converter_converter_sink_last; +reg [7:0] main_ethphy_liteethphymiitx_converter_converter_sink_payload_data = 8'd0; +wire main_ethphy_liteethphymiitx_converter_converter_source_valid; +wire main_ethphy_liteethphymiitx_converter_converter_source_ready; +wire main_ethphy_liteethphymiitx_converter_converter_source_first; +wire main_ethphy_liteethphymiitx_converter_converter_source_last; +reg [3:0] main_ethphy_liteethphymiitx_converter_converter_source_payload_data = 4'd0; +wire main_ethphy_liteethphymiitx_converter_converter_source_payload_valid_token_count; +reg main_ethphy_liteethphymiitx_converter_converter_mux = 1'd0; +wire main_ethphy_liteethphymiitx_converter_converter_first; +wire main_ethphy_liteethphymiitx_converter_converter_last; +wire main_ethphy_liteethphymiitx_converter_source_source_valid; +wire main_ethphy_liteethphymiitx_converter_source_source_ready; +wire main_ethphy_liteethphymiitx_converter_source_source_first; +wire main_ethphy_liteethphymiitx_converter_source_source_last; +wire [3:0] main_ethphy_liteethphymiitx_converter_source_source_payload_data; +wire main_ethphy_liteethphymiirx_source_source_valid; +wire main_ethphy_liteethphymiirx_source_source_ready; +wire main_ethphy_liteethphymiirx_source_source_first; +wire main_ethphy_liteethphymiirx_source_source_last; +wire [7:0] main_ethphy_liteethphymiirx_source_source_payload_data; +reg main_ethphy_liteethphymiirx_source_source_payload_last_be = 1'd0; +reg main_ethphy_liteethphymiirx_source_source_payload_error = 1'd0; +reg main_ethphy_liteethphymiirx_converter_sink_valid = 1'd0; +wire main_ethphy_liteethphymiirx_converter_sink_ready; +reg main_ethphy_liteethphymiirx_converter_sink_first = 1'd0; +wire main_ethphy_liteethphymiirx_converter_sink_last; +reg [3:0] main_ethphy_liteethphymiirx_converter_sink_payload_data = 4'd0; +wire main_ethphy_liteethphymiirx_converter_source_valid; +wire main_ethphy_liteethphymiirx_converter_source_ready; +wire main_ethphy_liteethphymiirx_converter_source_first; +wire main_ethphy_liteethphymiirx_converter_source_last; +reg [7:0] main_ethphy_liteethphymiirx_converter_source_payload_data = 8'd0; +wire main_ethphy_liteethphymiirx_converter_converter_sink_valid; +wire main_ethphy_liteethphymiirx_converter_converter_sink_ready; +wire main_ethphy_liteethphymiirx_converter_converter_sink_first; +wire main_ethphy_liteethphymiirx_converter_converter_sink_last; +wire [3:0] main_ethphy_liteethphymiirx_converter_converter_sink_payload_data; +wire main_ethphy_liteethphymiirx_converter_converter_source_valid; +wire main_ethphy_liteethphymiirx_converter_converter_source_ready; +reg main_ethphy_liteethphymiirx_converter_converter_source_first = 1'd0; +reg main_ethphy_liteethphymiirx_converter_converter_source_last = 1'd0; +reg [7:0] main_ethphy_liteethphymiirx_converter_converter_source_payload_data = 8'd0; +reg [1:0] main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count = 2'd0; +reg main_ethphy_liteethphymiirx_converter_converter_demux = 1'd0; +wire main_ethphy_liteethphymiirx_converter_converter_load_part; +reg main_ethphy_liteethphymiirx_converter_converter_strobe_all = 1'd0; +wire main_ethphy_liteethphymiirx_converter_source_source_valid; +wire main_ethphy_liteethphymiirx_converter_source_source_ready; +wire main_ethphy_liteethphymiirx_converter_source_source_first; +wire main_ethphy_liteethphymiirx_converter_source_source_last; +wire [7:0] main_ethphy_liteethphymiirx_converter_source_source_payload_data; +reg main_ethphy_liteethphymiirx_converter_reset = 1'd0; +reg [2:0] main_ethphy_storage_full = 3'd0; +wire [2:0] main_ethphy_storage; +reg main_ethphy_re = 1'd0; +wire main_ethphy_status; +wire main_ethphy_data_w; +wire main_ethphy_data_oe; +wire main_ethphy_data_r; +wire main_tx_gap_inserter_sink_valid; +reg main_tx_gap_inserter_sink_ready = 1'd0; +wire main_tx_gap_inserter_sink_first; +wire main_tx_gap_inserter_sink_last; +wire [7:0] main_tx_gap_inserter_sink_payload_data; +wire main_tx_gap_inserter_sink_payload_last_be; +wire main_tx_gap_inserter_sink_payload_error; +reg main_tx_gap_inserter_source_valid = 1'd0; +wire main_tx_gap_inserter_source_ready; +reg main_tx_gap_inserter_source_first = 1'd0; +reg main_tx_gap_inserter_source_last = 1'd0; +reg [7:0] main_tx_gap_inserter_source_payload_data = 8'd0; +reg main_tx_gap_inserter_source_payload_last_be = 1'd0; +reg main_tx_gap_inserter_source_payload_error = 1'd0; +reg [3:0] main_tx_gap_inserter_counter = 4'd0; +reg main_tx_gap_inserter_counter_reset = 1'd0; +reg main_tx_gap_inserter_counter_ce = 1'd0; +reg main_preamble_crc_status = 1'd1; +reg [31:0] main_preamble_errors_status = 32'd0; +reg [31:0] main_crc_errors_status = 32'd0; +wire main_preamble_inserter_sink_valid; +reg main_preamble_inserter_sink_ready = 1'd0; +wire main_preamble_inserter_sink_first; +wire main_preamble_inserter_sink_last; +wire [7:0] main_preamble_inserter_sink_payload_data; +wire main_preamble_inserter_sink_payload_last_be; +wire main_preamble_inserter_sink_payload_error; +reg main_preamble_inserter_source_valid = 1'd0; +wire main_preamble_inserter_source_ready; +reg main_preamble_inserter_source_first = 1'd0; +reg main_preamble_inserter_source_last = 1'd0; +reg [7:0] main_preamble_inserter_source_payload_data = 8'd0; +wire main_preamble_inserter_source_payload_last_be; +reg main_preamble_inserter_source_payload_error = 1'd0; +reg [63:0] main_preamble_inserter_preamble = 64'd15372286728091293013; +reg [2:0] main_preamble_inserter_cnt = 3'd0; +reg main_preamble_inserter_clr_cnt = 1'd0; +reg main_preamble_inserter_inc_cnt = 1'd0; +wire main_preamble_checker_sink_valid; +reg main_preamble_checker_sink_ready = 1'd0; +wire main_preamble_checker_sink_first; +wire main_preamble_checker_sink_last; +wire [7:0] main_preamble_checker_sink_payload_data; +wire main_preamble_checker_sink_payload_last_be; +wire main_preamble_checker_sink_payload_error; +reg main_preamble_checker_source_valid = 1'd0; +wire main_preamble_checker_source_ready; +reg main_preamble_checker_source_first = 1'd0; +reg main_preamble_checker_source_last = 1'd0; +wire [7:0] main_preamble_checker_source_payload_data; +wire main_preamble_checker_source_payload_last_be; +reg main_preamble_checker_source_payload_error = 1'd0; +reg main_preamble_checker_error = 1'd0; +wire main_crc32_inserter_sink_valid; +reg main_crc32_inserter_sink_ready = 1'd0; +wire main_crc32_inserter_sink_first; +wire main_crc32_inserter_sink_last; +wire [7:0] main_crc32_inserter_sink_payload_data; +wire main_crc32_inserter_sink_payload_last_be; +wire main_crc32_inserter_sink_payload_error; +reg main_crc32_inserter_source_valid = 1'd0; +wire main_crc32_inserter_source_ready; +reg main_crc32_inserter_source_first = 1'd0; +reg main_crc32_inserter_source_last = 1'd0; +reg [7:0] main_crc32_inserter_source_payload_data = 8'd0; +reg main_crc32_inserter_source_payload_last_be = 1'd0; +reg main_crc32_inserter_source_payload_error = 1'd0; +reg [7:0] main_crc32_inserter_data0 = 8'd0; +wire [31:0] main_crc32_inserter_value; +wire main_crc32_inserter_error; +wire [7:0] main_crc32_inserter_data1; +wire [31:0] main_crc32_inserter_last; +reg [31:0] main_crc32_inserter_next = 32'd0; +reg [31:0] main_crc32_inserter_reg = 32'd4294967295; +reg main_crc32_inserter_ce = 1'd0; +reg main_crc32_inserter_reset = 1'd0; +reg [1:0] main_crc32_inserter_cnt = 2'd3; +wire main_crc32_inserter_cnt_done; +reg main_crc32_inserter_is_ongoing0 = 1'd0; +reg main_crc32_inserter_is_ongoing1 = 1'd0; +wire main_crc32_checker_sink_sink_valid; +reg main_crc32_checker_sink_sink_ready = 1'd0; +wire main_crc32_checker_sink_sink_first; +wire main_crc32_checker_sink_sink_last; +wire [7:0] main_crc32_checker_sink_sink_payload_data; +wire main_crc32_checker_sink_sink_payload_last_be; +wire main_crc32_checker_sink_sink_payload_error; +wire main_crc32_checker_source_source_valid; +wire main_crc32_checker_source_source_ready; +reg main_crc32_checker_source_source_first = 1'd0; +wire main_crc32_checker_source_source_last; +wire [7:0] main_crc32_checker_source_source_payload_data; +wire main_crc32_checker_source_source_payload_last_be; +reg main_crc32_checker_source_source_payload_error = 1'd0; +wire main_crc32_checker_error; +wire [7:0] main_crc32_checker_crc_data0; +wire [31:0] main_crc32_checker_crc_value; +wire main_crc32_checker_crc_error; +wire [7:0] main_crc32_checker_crc_data1; +wire [31:0] main_crc32_checker_crc_last; +reg [31:0] main_crc32_checker_crc_next = 32'd0; +reg [31:0] main_crc32_checker_crc_reg = 32'd4294967295; +reg main_crc32_checker_crc_ce = 1'd0; +reg main_crc32_checker_crc_reset = 1'd0; +reg main_crc32_checker_syncfifo_sink_valid = 1'd0; +wire main_crc32_checker_syncfifo_sink_ready; +wire main_crc32_checker_syncfifo_sink_first; +wire main_crc32_checker_syncfifo_sink_last; +wire [7:0] main_crc32_checker_syncfifo_sink_payload_data; +wire main_crc32_checker_syncfifo_sink_payload_last_be; +wire main_crc32_checker_syncfifo_sink_payload_error; +wire main_crc32_checker_syncfifo_source_valid; +wire main_crc32_checker_syncfifo_source_ready; +wire main_crc32_checker_syncfifo_source_first; +wire main_crc32_checker_syncfifo_source_last; +wire [7:0] main_crc32_checker_syncfifo_source_payload_data; +wire main_crc32_checker_syncfifo_source_payload_last_be; +wire main_crc32_checker_syncfifo_source_payload_error; +wire main_crc32_checker_syncfifo_syncfifo_we; +wire main_crc32_checker_syncfifo_syncfifo_writable; +wire main_crc32_checker_syncfifo_syncfifo_re; +wire main_crc32_checker_syncfifo_syncfifo_readable; +wire [11:0] main_crc32_checker_syncfifo_syncfifo_din; +wire [11:0] main_crc32_checker_syncfifo_syncfifo_dout; +reg [2:0] main_crc32_checker_syncfifo_level = 3'd0; +reg main_crc32_checker_syncfifo_replace = 1'd0; +reg [2:0] main_crc32_checker_syncfifo_produce = 3'd0; +reg [2:0] main_crc32_checker_syncfifo_consume = 3'd0; +reg [2:0] main_crc32_checker_syncfifo_wrport_adr = 3'd0; +wire [11:0] main_crc32_checker_syncfifo_wrport_dat_r; +wire main_crc32_checker_syncfifo_wrport_we; +wire [11:0] main_crc32_checker_syncfifo_wrport_dat_w; +wire main_crc32_checker_syncfifo_do_read; +wire [2:0] main_crc32_checker_syncfifo_rdport_adr; +wire [11:0] main_crc32_checker_syncfifo_rdport_dat_r; +wire [7:0] main_crc32_checker_syncfifo_fifo_in_payload_data; +wire main_crc32_checker_syncfifo_fifo_in_payload_last_be; +wire main_crc32_checker_syncfifo_fifo_in_payload_error; +wire main_crc32_checker_syncfifo_fifo_in_first; +wire main_crc32_checker_syncfifo_fifo_in_last; +wire [7:0] main_crc32_checker_syncfifo_fifo_out_payload_data; +wire main_crc32_checker_syncfifo_fifo_out_payload_last_be; +wire main_crc32_checker_syncfifo_fifo_out_payload_error; +wire main_crc32_checker_syncfifo_fifo_out_first; +wire main_crc32_checker_syncfifo_fifo_out_last; +reg main_crc32_checker_fifo_reset = 1'd0; +wire main_crc32_checker_fifo_in; +wire main_crc32_checker_fifo_out; +wire main_crc32_checker_fifo_full; +wire main_ps_preamble_error_i; +wire main_ps_preamble_error_o; +reg main_ps_preamble_error_toggle_i = 1'd0; +wire main_ps_preamble_error_toggle_o; +reg main_ps_preamble_error_toggle_o_r = 1'd0; +wire main_ps_crc_error_i; +wire main_ps_crc_error_o; +reg main_ps_crc_error_toggle_i = 1'd0; +wire main_ps_crc_error_toggle_o; +reg main_ps_crc_error_toggle_o_r = 1'd0; +wire main_padding_inserter_sink_valid; +reg main_padding_inserter_sink_ready = 1'd0; +wire main_padding_inserter_sink_first; +wire main_padding_inserter_sink_last; +wire [7:0] main_padding_inserter_sink_payload_data; +wire main_padding_inserter_sink_payload_last_be; +wire main_padding_inserter_sink_payload_error; +reg main_padding_inserter_source_valid = 1'd0; +wire main_padding_inserter_source_ready; +reg main_padding_inserter_source_first = 1'd0; +reg main_padding_inserter_source_last = 1'd0; +reg [7:0] main_padding_inserter_source_payload_data = 8'd0; +reg main_padding_inserter_source_payload_last_be = 1'd0; +reg main_padding_inserter_source_payload_error = 1'd0; +reg [15:0] main_padding_inserter_counter = 16'd1; +wire main_padding_inserter_counter_done; +reg main_padding_inserter_counter_reset = 1'd0; +reg main_padding_inserter_counter_ce = 1'd0; +wire main_padding_checker_sink_valid; +wire main_padding_checker_sink_ready; +wire main_padding_checker_sink_first; +wire main_padding_checker_sink_last; +wire [7:0] main_padding_checker_sink_payload_data; +wire main_padding_checker_sink_payload_last_be; +wire main_padding_checker_sink_payload_error; +wire main_padding_checker_source_valid; +wire main_padding_checker_source_ready; +wire main_padding_checker_source_first; +wire main_padding_checker_source_last; +wire [7:0] main_padding_checker_source_payload_data; +wire main_padding_checker_source_payload_last_be; +wire main_padding_checker_source_payload_error; +wire main_tx_last_be_sink_valid; +wire main_tx_last_be_sink_ready; +wire main_tx_last_be_sink_first; +wire main_tx_last_be_sink_last; +wire [7:0] main_tx_last_be_sink_payload_data; +wire main_tx_last_be_sink_payload_last_be; +wire main_tx_last_be_sink_payload_error; +wire main_tx_last_be_source_valid; +wire main_tx_last_be_source_ready; +reg main_tx_last_be_source_first = 1'd0; +wire main_tx_last_be_source_last; +wire [7:0] main_tx_last_be_source_payload_data; +reg main_tx_last_be_source_payload_last_be = 1'd0; +reg main_tx_last_be_source_payload_error = 1'd0; +reg main_tx_last_be_ongoing = 1'd1; +wire main_rx_last_be_sink_valid; +wire main_rx_last_be_sink_ready; +wire main_rx_last_be_sink_first; +wire main_rx_last_be_sink_last; +wire [7:0] main_rx_last_be_sink_payload_data; +wire main_rx_last_be_sink_payload_last_be; +wire main_rx_last_be_sink_payload_error; +wire main_rx_last_be_source_valid; +wire main_rx_last_be_source_ready; +wire main_rx_last_be_source_first; +wire main_rx_last_be_source_last; +wire [7:0] main_rx_last_be_source_payload_data; +reg main_rx_last_be_source_payload_last_be = 1'd0; +wire main_rx_last_be_source_payload_error; +wire main_tx_converter_sink_valid; +wire main_tx_converter_sink_ready; +wire main_tx_converter_sink_first; +wire main_tx_converter_sink_last; +wire [31:0] main_tx_converter_sink_payload_data; +wire [3:0] main_tx_converter_sink_payload_last_be; +wire [3:0] main_tx_converter_sink_payload_error; +wire main_tx_converter_source_valid; +wire main_tx_converter_source_ready; +wire main_tx_converter_source_first; +wire main_tx_converter_source_last; +wire [7:0] main_tx_converter_source_payload_data; +wire main_tx_converter_source_payload_last_be; +wire main_tx_converter_source_payload_error; +wire main_tx_converter_converter_sink_valid; +wire main_tx_converter_converter_sink_ready; +wire main_tx_converter_converter_sink_first; +wire main_tx_converter_converter_sink_last; +reg [39:0] main_tx_converter_converter_sink_payload_data = 40'd0; +wire main_tx_converter_converter_source_valid; +wire main_tx_converter_converter_source_ready; +wire main_tx_converter_converter_source_first; +wire main_tx_converter_converter_source_last; +reg [9:0] main_tx_converter_converter_source_payload_data = 10'd0; +wire main_tx_converter_converter_source_payload_valid_token_count; +reg [1:0] main_tx_converter_converter_mux = 2'd0; +wire main_tx_converter_converter_first; +wire main_tx_converter_converter_last; +wire main_tx_converter_source_source_valid; +wire main_tx_converter_source_source_ready; +wire main_tx_converter_source_source_first; +wire main_tx_converter_source_source_last; +wire [9:0] main_tx_converter_source_source_payload_data; +wire main_rx_converter_sink_valid; +wire main_rx_converter_sink_ready; +wire main_rx_converter_sink_first; +wire main_rx_converter_sink_last; +wire [7:0] main_rx_converter_sink_payload_data; +wire main_rx_converter_sink_payload_last_be; +wire main_rx_converter_sink_payload_error; +wire main_rx_converter_source_valid; +wire main_rx_converter_source_ready; +wire main_rx_converter_source_first; +wire main_rx_converter_source_last; +reg [31:0] main_rx_converter_source_payload_data = 32'd0; +reg [3:0] main_rx_converter_source_payload_last_be = 4'd0; +reg [3:0] main_rx_converter_source_payload_error = 4'd0; +wire main_rx_converter_converter_sink_valid; +wire main_rx_converter_converter_sink_ready; +wire main_rx_converter_converter_sink_first; +wire main_rx_converter_converter_sink_last; +wire [9:0] main_rx_converter_converter_sink_payload_data; +wire main_rx_converter_converter_source_valid; +wire main_rx_converter_converter_source_ready; +reg main_rx_converter_converter_source_first = 1'd0; +reg main_rx_converter_converter_source_last = 1'd0; +reg [39:0] main_rx_converter_converter_source_payload_data = 40'd0; +reg [2:0] main_rx_converter_converter_source_payload_valid_token_count = 3'd0; +reg [1:0] main_rx_converter_converter_demux = 2'd0; +wire main_rx_converter_converter_load_part; +reg main_rx_converter_converter_strobe_all = 1'd0; +wire main_rx_converter_source_source_valid; +wire main_rx_converter_source_source_ready; +wire main_rx_converter_source_source_first; +wire main_rx_converter_source_source_last; +wire [39:0] main_rx_converter_source_source_payload_data; +wire main_tx_cdc_sink_valid; +wire main_tx_cdc_sink_ready; +wire main_tx_cdc_sink_first; +wire main_tx_cdc_sink_last; +wire [31:0] main_tx_cdc_sink_payload_data; +wire [3:0] main_tx_cdc_sink_payload_last_be; +wire [3:0] main_tx_cdc_sink_payload_error; +wire main_tx_cdc_source_valid; +wire main_tx_cdc_source_ready; +wire main_tx_cdc_source_first; +wire main_tx_cdc_source_last; +wire [31:0] main_tx_cdc_source_payload_data; +wire [3:0] main_tx_cdc_source_payload_last_be; +wire [3:0] main_tx_cdc_source_payload_error; +wire main_tx_cdc_asyncfifo_we; +wire main_tx_cdc_asyncfifo_writable; +wire main_tx_cdc_asyncfifo_re; +wire main_tx_cdc_asyncfifo_readable; +wire [41:0] main_tx_cdc_asyncfifo_din; +wire [41:0] main_tx_cdc_asyncfifo_dout; +wire main_tx_cdc_graycounter0_ce; +(* dont_touch = "true" *) reg [6:0] main_tx_cdc_graycounter0_q = 7'd0; +wire [6:0] main_tx_cdc_graycounter0_q_next; +reg [6:0] main_tx_cdc_graycounter0_q_binary = 7'd0; +reg [6:0] main_tx_cdc_graycounter0_q_next_binary = 7'd0; +wire main_tx_cdc_graycounter1_ce; +(* dont_touch = "true" *) reg [6:0] main_tx_cdc_graycounter1_q = 7'd0; +wire [6:0] main_tx_cdc_graycounter1_q_next; +reg [6:0] main_tx_cdc_graycounter1_q_binary = 7'd0; +reg [6:0] main_tx_cdc_graycounter1_q_next_binary = 7'd0; +wire [6:0] main_tx_cdc_produce_rdomain; +wire [6:0] main_tx_cdc_consume_wdomain; +wire [5:0] main_tx_cdc_wrport_adr; +wire [41:0] main_tx_cdc_wrport_dat_r; +wire main_tx_cdc_wrport_we; +wire [41:0] main_tx_cdc_wrport_dat_w; +wire [5:0] main_tx_cdc_rdport_adr; +wire [41:0] main_tx_cdc_rdport_dat_r; +wire [31:0] main_tx_cdc_fifo_in_payload_data; +wire [3:0] main_tx_cdc_fifo_in_payload_last_be; +wire [3:0] main_tx_cdc_fifo_in_payload_error; +wire main_tx_cdc_fifo_in_first; +wire main_tx_cdc_fifo_in_last; +wire [31:0] main_tx_cdc_fifo_out_payload_data; +wire [3:0] main_tx_cdc_fifo_out_payload_last_be; +wire [3:0] main_tx_cdc_fifo_out_payload_error; +wire main_tx_cdc_fifo_out_first; +wire main_tx_cdc_fifo_out_last; +wire main_rx_cdc_sink_valid; +wire main_rx_cdc_sink_ready; +wire main_rx_cdc_sink_first; +wire main_rx_cdc_sink_last; +wire [31:0] main_rx_cdc_sink_payload_data; +wire [3:0] main_rx_cdc_sink_payload_last_be; +wire [3:0] main_rx_cdc_sink_payload_error; +wire main_rx_cdc_source_valid; +wire main_rx_cdc_source_ready; +wire main_rx_cdc_source_first; +wire main_rx_cdc_source_last; +wire [31:0] main_rx_cdc_source_payload_data; +wire [3:0] main_rx_cdc_source_payload_last_be; +wire [3:0] main_rx_cdc_source_payload_error; +wire main_rx_cdc_asyncfifo_we; +wire main_rx_cdc_asyncfifo_writable; +wire main_rx_cdc_asyncfifo_re; +wire main_rx_cdc_asyncfifo_readable; +wire [41:0] main_rx_cdc_asyncfifo_din; +wire [41:0] main_rx_cdc_asyncfifo_dout; +wire main_rx_cdc_graycounter0_ce; +(* dont_touch = "true" *) reg [6:0] main_rx_cdc_graycounter0_q = 7'd0; +wire [6:0] main_rx_cdc_graycounter0_q_next; +reg [6:0] main_rx_cdc_graycounter0_q_binary = 7'd0; +reg [6:0] main_rx_cdc_graycounter0_q_next_binary = 7'd0; +wire main_rx_cdc_graycounter1_ce; +(* dont_touch = "true" *) reg [6:0] main_rx_cdc_graycounter1_q = 7'd0; +wire [6:0] main_rx_cdc_graycounter1_q_next; +reg [6:0] main_rx_cdc_graycounter1_q_binary = 7'd0; +reg [6:0] main_rx_cdc_graycounter1_q_next_binary = 7'd0; +wire [6:0] main_rx_cdc_produce_rdomain; +wire [6:0] main_rx_cdc_consume_wdomain; +wire [5:0] main_rx_cdc_wrport_adr; +wire [41:0] main_rx_cdc_wrport_dat_r; +wire main_rx_cdc_wrport_we; +wire [41:0] main_rx_cdc_wrport_dat_w; +wire [5:0] main_rx_cdc_rdport_adr; +wire [41:0] main_rx_cdc_rdport_dat_r; +wire [31:0] main_rx_cdc_fifo_in_payload_data; +wire [3:0] main_rx_cdc_fifo_in_payload_last_be; +wire [3:0] main_rx_cdc_fifo_in_payload_error; +wire main_rx_cdc_fifo_in_first; +wire main_rx_cdc_fifo_in_last; +wire [31:0] main_rx_cdc_fifo_out_payload_data; +wire [3:0] main_rx_cdc_fifo_out_payload_last_be; +wire [3:0] main_rx_cdc_fifo_out_payload_error; +wire main_rx_cdc_fifo_out_first; +wire main_rx_cdc_fifo_out_last; +wire main_sink_valid; +wire main_sink_ready; +wire main_sink_first; +wire main_sink_last; +wire [31:0] main_sink_payload_data; +wire [3:0] main_sink_payload_last_be; +wire [3:0] main_sink_payload_error; +wire main_source_valid; +wire main_source_ready; +wire main_source_first; +wire main_source_last; +wire [31:0] main_source_payload_data; +wire [3:0] main_source_payload_last_be; +wire [3:0] main_source_payload_error; +wire [29:0] main_bus_adr; +wire [31:0] main_bus_dat_w; +wire [31:0] main_bus_dat_r; +wire [3:0] main_bus_sel; +wire main_bus_cyc; +wire main_bus_stb; +wire main_bus_ack; +wire main_bus_we; +wire [2:0] main_bus_cti; +wire [1:0] main_bus_bte; +wire main_bus_err; +wire main_writer_sink_sink_valid; +reg main_writer_sink_sink_ready = 1'd1; +wire main_writer_sink_sink_first; +wire main_writer_sink_sink_last; +wire [31:0] main_writer_sink_sink_payload_data; +wire [3:0] main_writer_sink_sink_payload_last_be; +wire [3:0] main_writer_sink_sink_payload_error; +wire main_writer_slot_status; +wire [31:0] main_writer_length_status; +reg [31:0] main_writer_errors_status = 32'd0; +wire main_writer_irq; +wire main_writer_available_status; +wire main_writer_available_pending; +wire main_writer_available_trigger; +reg main_writer_available_clear = 1'd0; +wire main_writer_status_re; +wire main_writer_status_r; +wire main_writer_status_w; +wire main_writer_pending_re; +wire main_writer_pending_r; +wire main_writer_pending_w; +reg main_writer_storage_full = 1'd0; +wire main_writer_storage; +reg main_writer_re = 1'd0; +reg [2:0] main_writer_inc = 3'd0; +reg [31:0] main_writer_counter = 32'd0; +reg main_writer_counter_reset = 1'd0; +reg main_writer_counter_ce = 1'd0; +reg main_writer_slot = 1'd0; +reg main_writer_slot_ce = 1'd0; +reg main_writer_ongoing = 1'd0; +reg main_writer_fifo_sink_valid = 1'd0; +wire main_writer_fifo_sink_ready; +reg main_writer_fifo_sink_first = 1'd0; +reg main_writer_fifo_sink_last = 1'd0; +wire main_writer_fifo_sink_payload_slot; +wire [31:0] main_writer_fifo_sink_payload_length; +wire main_writer_fifo_source_valid; +wire main_writer_fifo_source_ready; +wire main_writer_fifo_source_first; +wire main_writer_fifo_source_last; +wire main_writer_fifo_source_payload_slot; +wire [31:0] main_writer_fifo_source_payload_length; +wire main_writer_fifo_syncfifo_we; +wire main_writer_fifo_syncfifo_writable; +wire main_writer_fifo_syncfifo_re; +wire main_writer_fifo_syncfifo_readable; +wire [34:0] main_writer_fifo_syncfifo_din; +wire [34:0] main_writer_fifo_syncfifo_dout; +reg [1:0] main_writer_fifo_level = 2'd0; +reg main_writer_fifo_replace = 1'd0; +reg main_writer_fifo_produce = 1'd0; +reg main_writer_fifo_consume = 1'd0; +reg main_writer_fifo_wrport_adr = 1'd0; +wire [34:0] main_writer_fifo_wrport_dat_r; +wire main_writer_fifo_wrport_we; +wire [34:0] main_writer_fifo_wrport_dat_w; +wire main_writer_fifo_do_read; +wire main_writer_fifo_rdport_adr; +wire [34:0] main_writer_fifo_rdport_dat_r; +wire main_writer_fifo_fifo_in_payload_slot; +wire [31:0] main_writer_fifo_fifo_in_payload_length; +wire main_writer_fifo_fifo_in_first; +wire main_writer_fifo_fifo_in_last; +wire main_writer_fifo_fifo_out_payload_slot; +wire [31:0] main_writer_fifo_fifo_out_payload_length; +wire main_writer_fifo_fifo_out_first; +wire main_writer_fifo_fifo_out_last; +reg [8:0] main_writer_memory0_adr = 9'd0; +wire [31:0] main_writer_memory0_dat_r; +reg main_writer_memory0_we = 1'd0; +reg [31:0] main_writer_memory0_dat_w = 32'd0; +reg [8:0] main_writer_memory1_adr = 9'd0; +wire [31:0] main_writer_memory1_dat_r; +reg main_writer_memory1_we = 1'd0; +reg [31:0] main_writer_memory1_dat_w = 32'd0; +reg main_reader_source_source_valid = 1'd0; +wire main_reader_source_source_ready; +reg main_reader_source_source_first = 1'd0; +reg main_reader_source_source_last = 1'd0; +reg [31:0] main_reader_source_source_payload_data = 32'd0; +reg [3:0] main_reader_source_source_payload_last_be = 4'd0; +reg [3:0] main_reader_source_source_payload_error = 4'd0; +wire main_reader_start_re; +wire main_reader_start_r; +reg main_reader_start_w = 1'd0; +wire main_reader_ready_status; +wire [1:0] main_reader_level_status; +reg main_reader_slot_storage_full = 1'd0; +wire main_reader_slot_storage; +reg main_reader_slot_re = 1'd0; +reg [10:0] main_reader_length_storage_full = 11'd0; +wire [10:0] main_reader_length_storage; +reg main_reader_length_re = 1'd0; +wire main_reader_irq; +wire main_reader_done_status; +reg main_reader_done_pending = 1'd0; +reg main_reader_done_trigger = 1'd0; +reg main_reader_done_clear = 1'd0; +wire main_reader_eventmanager_status_re; +wire main_reader_eventmanager_status_r; +wire main_reader_eventmanager_status_w; +wire main_reader_eventmanager_pending_re; +wire main_reader_eventmanager_pending_r; +wire main_reader_eventmanager_pending_w; +reg main_reader_eventmanager_storage_full = 1'd0; +wire main_reader_eventmanager_storage; +reg main_reader_eventmanager_re = 1'd0; +wire main_reader_fifo_sink_valid; +wire main_reader_fifo_sink_ready; +reg main_reader_fifo_sink_first = 1'd0; +reg main_reader_fifo_sink_last = 1'd0; +wire main_reader_fifo_sink_payload_slot; +wire [10:0] main_reader_fifo_sink_payload_length; +wire main_reader_fifo_source_valid; +reg main_reader_fifo_source_ready = 1'd0; +wire main_reader_fifo_source_first; +wire main_reader_fifo_source_last; +wire main_reader_fifo_source_payload_slot; +wire [10:0] main_reader_fifo_source_payload_length; +wire main_reader_fifo_syncfifo_we; +wire main_reader_fifo_syncfifo_writable; +wire main_reader_fifo_syncfifo_re; +wire main_reader_fifo_syncfifo_readable; +wire [13:0] main_reader_fifo_syncfifo_din; +wire [13:0] main_reader_fifo_syncfifo_dout; +reg [1:0] main_reader_fifo_level = 2'd0; +reg main_reader_fifo_replace = 1'd0; +reg main_reader_fifo_produce = 1'd0; +reg main_reader_fifo_consume = 1'd0; +reg main_reader_fifo_wrport_adr = 1'd0; +wire [13:0] main_reader_fifo_wrport_dat_r; +wire main_reader_fifo_wrport_we; +wire [13:0] main_reader_fifo_wrport_dat_w; +wire main_reader_fifo_do_read; +wire main_reader_fifo_rdport_adr; +wire [13:0] main_reader_fifo_rdport_dat_r; +wire main_reader_fifo_fifo_in_payload_slot; +wire [10:0] main_reader_fifo_fifo_in_payload_length; +wire main_reader_fifo_fifo_in_first; +wire main_reader_fifo_fifo_in_last; +wire main_reader_fifo_fifo_out_payload_slot; +wire [10:0] main_reader_fifo_fifo_out_payload_length; +wire main_reader_fifo_fifo_out_first; +wire main_reader_fifo_fifo_out_last; +reg [10:0] main_reader_counter = 11'd0; +reg main_reader_counter_reset = 1'd0; +reg main_reader_counter_ce = 1'd0; +wire main_reader_last; +reg main_reader_last_d = 1'd0; +wire [8:0] main_reader_memory0_adr; +wire [31:0] main_reader_memory0_dat_r; +wire [8:0] main_reader_memory1_adr; +wire [31:0] main_reader_memory1_dat_r; +wire main_ev_irq; +wire [29:0] main_sram0_bus_adr0; +wire [31:0] main_sram0_bus_dat_w0; +wire [31:0] main_sram0_bus_dat_r0; +wire [3:0] main_sram0_bus_sel0; +wire main_sram0_bus_cyc0; +wire main_sram0_bus_stb0; +reg main_sram0_bus_ack0 = 1'd0; +wire main_sram0_bus_we0; +wire [2:0] main_sram0_bus_cti0; +wire [1:0] main_sram0_bus_bte0; +reg main_sram0_bus_err0 = 1'd0; +wire [8:0] main_sram0_adr0; +wire [31:0] main_sram0_dat_r0; +wire [29:0] main_sram1_bus_adr0; +wire [31:0] main_sram1_bus_dat_w0; +wire [31:0] main_sram1_bus_dat_r0; +wire [3:0] main_sram1_bus_sel0; +wire main_sram1_bus_cyc0; +wire main_sram1_bus_stb0; +reg main_sram1_bus_ack0 = 1'd0; +wire main_sram1_bus_we0; +wire [2:0] main_sram1_bus_cti0; +wire [1:0] main_sram1_bus_bte0; +reg main_sram1_bus_err0 = 1'd0; +wire [8:0] main_sram1_adr0; +wire [31:0] main_sram1_dat_r0; +wire [29:0] main_sram0_bus_adr1; +wire [31:0] main_sram0_bus_dat_w1; +wire [31:0] main_sram0_bus_dat_r1; +wire [3:0] main_sram0_bus_sel1; +wire main_sram0_bus_cyc1; +wire main_sram0_bus_stb1; +reg main_sram0_bus_ack1 = 1'd0; +wire main_sram0_bus_we1; +wire [2:0] main_sram0_bus_cti1; +wire [1:0] main_sram0_bus_bte1; +reg main_sram0_bus_err1 = 1'd0; +wire [8:0] main_sram0_adr1; +wire [31:0] main_sram0_dat_r1; +reg [3:0] main_sram0_we = 4'd0; +wire [31:0] main_sram0_dat_w; +wire [29:0] main_sram1_bus_adr1; +wire [31:0] main_sram1_bus_dat_w1; +wire [31:0] main_sram1_bus_dat_r1; +wire [3:0] main_sram1_bus_sel1; +wire main_sram1_bus_cyc1; +wire main_sram1_bus_stb1; +reg main_sram1_bus_ack1 = 1'd0; +wire main_sram1_bus_we1; +wire [2:0] main_sram1_bus_cti1; +wire [1:0] main_sram1_bus_bte1; +reg main_sram1_bus_err1 = 1'd0; +wire [8:0] main_sram1_adr1; +wire [31:0] main_sram1_dat_r1; +reg [3:0] main_sram1_we = 4'd0; +wire [31:0] main_sram1_dat_w; +reg [3:0] main_slave_sel = 4'd0; +reg [3:0] main_slave_sel_r = 4'd0; +wire builder_pll_fb; +reg [1:0] builder_refresher_state = 2'd0; +reg [1:0] builder_refresher_next_state = 2'd0; +reg [3:0] builder_bankmachine0_state = 4'd0; +reg [3:0] builder_bankmachine0_next_state = 4'd0; +reg [3:0] builder_bankmachine1_state = 4'd0; +reg [3:0] builder_bankmachine1_next_state = 4'd0; +reg [3:0] builder_bankmachine2_state = 4'd0; +reg [3:0] builder_bankmachine2_next_state = 4'd0; +reg [3:0] builder_bankmachine3_state = 4'd0; +reg [3:0] builder_bankmachine3_next_state = 4'd0; +reg [3:0] builder_bankmachine4_state = 4'd0; +reg [3:0] builder_bankmachine4_next_state = 4'd0; +reg [3:0] builder_bankmachine5_state = 4'd0; +reg [3:0] builder_bankmachine5_next_state = 4'd0; +reg [3:0] builder_bankmachine6_state = 4'd0; +reg [3:0] builder_bankmachine6_next_state = 4'd0; +reg [3:0] builder_bankmachine7_state = 4'd0; +reg [3:0] builder_bankmachine7_next_state = 4'd0; +reg [3:0] builder_multiplexer_state = 4'd0; +reg [3:0] builder_multiplexer_next_state = 4'd0; +wire builder_roundrobin0_request; +wire builder_roundrobin0_grant; +wire builder_roundrobin0_ce; +wire builder_roundrobin1_request; +wire builder_roundrobin1_grant; +wire builder_roundrobin1_ce; +wire builder_roundrobin2_request; +wire builder_roundrobin2_grant; +wire builder_roundrobin2_ce; +wire builder_roundrobin3_request; +wire builder_roundrobin3_grant; +wire builder_roundrobin3_ce; +wire builder_roundrobin4_request; +wire builder_roundrobin4_grant; +wire builder_roundrobin4_ce; +wire builder_roundrobin5_request; +wire builder_roundrobin5_grant; +wire builder_roundrobin5_ce; +wire builder_roundrobin6_request; +wire builder_roundrobin6_grant; +wire builder_roundrobin6_ce; +wire builder_roundrobin7_request; +wire builder_roundrobin7_grant; +wire builder_roundrobin7_ce; +reg [2:0] builder_rbank = 3'd0; +reg [2:0] builder_wbank = 3'd0; +reg builder_locked0 = 1'd0; +reg builder_locked1 = 1'd0; +reg builder_locked2 = 1'd0; +reg builder_locked3 = 1'd0; +reg builder_locked4 = 1'd0; +reg builder_locked5 = 1'd0; +reg builder_locked6 = 1'd0; +reg builder_locked7 = 1'd0; +reg builder_new_master_wdata_ready0 = 1'd0; +reg builder_new_master_wdata_ready1 = 1'd0; +reg builder_new_master_wdata_ready2 = 1'd0; +reg builder_new_master_rdata_valid0 = 1'd0; +reg builder_new_master_rdata_valid1 = 1'd0; +reg builder_new_master_rdata_valid2 = 1'd0; +reg builder_new_master_rdata_valid3 = 1'd0; +reg builder_new_master_rdata_valid4 = 1'd0; +reg builder_new_master_rdata_valid5 = 1'd0; +reg builder_new_master_rdata_valid6 = 1'd0; +reg builder_new_master_rdata_valid7 = 1'd0; +reg builder_new_master_rdata_valid8 = 1'd0; +reg builder_new_master_rdata_valid9 = 1'd0; +reg [2:0] builder_fullmemorywe_state = 3'd0; +reg [2:0] builder_fullmemorywe_next_state = 3'd0; +reg [1:0] builder_litedramwishbone2native_state = 2'd0; +reg [1:0] builder_litedramwishbone2native_next_state = 2'd0; +reg builder_liteethmacgap_state = 1'd0; +reg builder_liteethmacgap_next_state = 1'd0; +reg [1:0] builder_liteethmacpreambleinserter_state = 2'd0; +reg [1:0] builder_liteethmacpreambleinserter_next_state = 2'd0; +reg builder_liteethmacpreamblechecker_state = 1'd0; +reg builder_liteethmacpreamblechecker_next_state = 1'd0; +reg [1:0] builder_liteethmaccrc32inserter_state = 2'd0; +reg [1:0] builder_liteethmaccrc32inserter_next_state = 2'd0; +reg [1:0] builder_liteethmaccrc32checker_state = 2'd0; +reg [1:0] builder_liteethmaccrc32checker_next_state = 2'd0; +reg builder_liteethmacpaddinginserter_state = 1'd0; +reg builder_liteethmacpaddinginserter_next_state = 1'd0; +reg [2:0] builder_liteethmacsramwriter_state = 3'd0; +reg [2:0] builder_liteethmacsramwriter_next_state = 3'd0; +reg [31:0] main_writer_errors_status_next_value = 32'd0; +reg main_writer_errors_status_next_value_ce = 1'd0; +reg [1:0] builder_liteethmacsramreader_state = 2'd0; +reg [1:0] builder_liteethmacsramreader_next_state = 2'd0; +wire builder_wb_sdram_con_request; +wire builder_wb_sdram_con_grant; +wire [29:0] builder_ethernetsoc_shared_adr; +wire [31:0] builder_ethernetsoc_shared_dat_w; +reg [31:0] builder_ethernetsoc_shared_dat_r = 32'd0; +wire [3:0] builder_ethernetsoc_shared_sel; +wire builder_ethernetsoc_shared_cyc; +wire builder_ethernetsoc_shared_stb; +reg builder_ethernetsoc_shared_ack = 1'd0; +wire builder_ethernetsoc_shared_we; +wire [2:0] builder_ethernetsoc_shared_cti; +wire [1:0] builder_ethernetsoc_shared_bte; +wire builder_ethernetsoc_shared_err; +wire [1:0] builder_ethernetsoc_request; +reg builder_ethernetsoc_grant = 1'd0; +reg [4:0] builder_ethernetsoc_slave_sel = 5'd0; +reg [4:0] builder_ethernetsoc_slave_sel_r = 5'd0; +reg builder_ethernetsoc_error = 1'd0; +wire builder_ethernetsoc_wait; +wire builder_ethernetsoc_done; +reg [19:0] builder_ethernetsoc_count = 20'd1000000; +wire [13:0] builder_ethernetsoc_interface0_bank_bus_adr; +wire builder_ethernetsoc_interface0_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface0_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface0_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank0_scratch3_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch3_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch3_w; +wire builder_ethernetsoc_csrbank0_scratch2_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch2_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch2_w; +wire builder_ethernetsoc_csrbank0_scratch1_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch1_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch1_w; +wire builder_ethernetsoc_csrbank0_scratch0_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch0_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch0_w; +wire builder_ethernetsoc_csrbank0_bus_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors3_w; +wire builder_ethernetsoc_csrbank0_bus_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors2_w; +wire builder_ethernetsoc_csrbank0_bus_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors1_w; +wire builder_ethernetsoc_csrbank0_bus_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors0_w; +wire builder_ethernetsoc_csrbank0_sel; +wire [13:0] builder_ethernetsoc_interface1_bank_bus_adr; +wire builder_ethernetsoc_interface1_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface1_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface1_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank1_half_sys8x_taps0_re; +wire [3:0] builder_ethernetsoc_csrbank1_half_sys8x_taps0_r; +wire [3:0] builder_ethernetsoc_csrbank1_half_sys8x_taps0_w; +wire builder_ethernetsoc_csrbank1_dly_sel0_re; +wire [1:0] builder_ethernetsoc_csrbank1_dly_sel0_r; +wire [1:0] builder_ethernetsoc_csrbank1_dly_sel0_w; +wire builder_ethernetsoc_csrbank1_sel; +wire [13:0] builder_ethernetsoc_interface2_bank_bus_adr; +wire builder_ethernetsoc_interface2_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface2_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface2_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank2_sram_writer_slot_re; +wire builder_ethernetsoc_csrbank2_sram_writer_slot_r; +wire builder_ethernetsoc_csrbank2_sram_writer_slot_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length3_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length3_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length3_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length2_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length2_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length2_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length1_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length1_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length1_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length0_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length0_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length0_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors3_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors2_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors1_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors0_w; +wire builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re; +wire builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_r; +wire builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_w; +wire builder_ethernetsoc_csrbank2_sram_reader_ready_re; +wire builder_ethernetsoc_csrbank2_sram_reader_ready_r; +wire builder_ethernetsoc_csrbank2_sram_reader_ready_w; +wire builder_ethernetsoc_csrbank2_sram_reader_level_re; +wire [1:0] builder_ethernetsoc_csrbank2_sram_reader_level_r; +wire [1:0] builder_ethernetsoc_csrbank2_sram_reader_level_w; +wire builder_ethernetsoc_csrbank2_sram_reader_slot0_re; +wire builder_ethernetsoc_csrbank2_sram_reader_slot0_r; +wire builder_ethernetsoc_csrbank2_sram_reader_slot0_w; +wire builder_ethernetsoc_csrbank2_sram_reader_length1_re; +wire [2:0] builder_ethernetsoc_csrbank2_sram_reader_length1_r; +wire [2:0] builder_ethernetsoc_csrbank2_sram_reader_length1_w; +wire builder_ethernetsoc_csrbank2_sram_reader_length0_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_reader_length0_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_reader_length0_w; +wire builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re; +wire builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_r; +wire builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_w; +wire builder_ethernetsoc_csrbank2_preamble_crc_re; +wire builder_ethernetsoc_csrbank2_preamble_crc_r; +wire builder_ethernetsoc_csrbank2_preamble_crc_w; +wire builder_ethernetsoc_csrbank2_preamble_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors3_w; +wire builder_ethernetsoc_csrbank2_preamble_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors2_w; +wire builder_ethernetsoc_csrbank2_preamble_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors1_w; +wire builder_ethernetsoc_csrbank2_preamble_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors0_w; +wire builder_ethernetsoc_csrbank2_crc_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors3_w; +wire builder_ethernetsoc_csrbank2_crc_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors2_w; +wire builder_ethernetsoc_csrbank2_crc_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors1_w; +wire builder_ethernetsoc_csrbank2_crc_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors0_w; +wire builder_ethernetsoc_csrbank2_sel; +wire [13:0] builder_ethernetsoc_interface3_bank_bus_adr; +wire builder_ethernetsoc_interface3_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface3_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface3_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank3_crg_reset0_re; +wire builder_ethernetsoc_csrbank3_crg_reset0_r; +wire builder_ethernetsoc_csrbank3_crg_reset0_w; +wire builder_ethernetsoc_csrbank3_mdio_w0_re; +wire [2:0] builder_ethernetsoc_csrbank3_mdio_w0_r; +wire [2:0] builder_ethernetsoc_csrbank3_mdio_w0_w; +wire builder_ethernetsoc_csrbank3_mdio_r_re; +wire builder_ethernetsoc_csrbank3_mdio_r_r; +wire builder_ethernetsoc_csrbank3_mdio_r_w; +wire builder_ethernetsoc_csrbank3_sel; +wire [13:0] builder_ethernetsoc_interface4_bank_bus_adr; +wire builder_ethernetsoc_interface4_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface4_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface4_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank4_dfii_control0_re; +wire [3:0] builder_ethernetsoc_csrbank4_dfii_control0_r; +wire [3:0] builder_ethernetsoc_csrbank4_dfii_control0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_w; +wire builder_ethernetsoc_csrbank4_sel; +wire [13:0] builder_ethernetsoc_interface5_bank_bus_adr; +wire builder_ethernetsoc_interface5_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface5_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface5_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank5_load3_re; +wire [7:0] builder_ethernetsoc_csrbank5_load3_r; +wire [7:0] builder_ethernetsoc_csrbank5_load3_w; +wire builder_ethernetsoc_csrbank5_load2_re; +wire [7:0] builder_ethernetsoc_csrbank5_load2_r; +wire [7:0] builder_ethernetsoc_csrbank5_load2_w; +wire builder_ethernetsoc_csrbank5_load1_re; +wire [7:0] builder_ethernetsoc_csrbank5_load1_r; +wire [7:0] builder_ethernetsoc_csrbank5_load1_w; +wire builder_ethernetsoc_csrbank5_load0_re; +wire [7:0] builder_ethernetsoc_csrbank5_load0_r; +wire [7:0] builder_ethernetsoc_csrbank5_load0_w; +wire builder_ethernetsoc_csrbank5_reload3_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload3_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload3_w; +wire builder_ethernetsoc_csrbank5_reload2_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload2_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload2_w; +wire builder_ethernetsoc_csrbank5_reload1_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload1_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload1_w; +wire builder_ethernetsoc_csrbank5_reload0_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload0_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload0_w; +wire builder_ethernetsoc_csrbank5_en0_re; +wire builder_ethernetsoc_csrbank5_en0_r; +wire builder_ethernetsoc_csrbank5_en0_w; +wire builder_ethernetsoc_csrbank5_value3_re; +wire [7:0] builder_ethernetsoc_csrbank5_value3_r; +wire [7:0] builder_ethernetsoc_csrbank5_value3_w; +wire builder_ethernetsoc_csrbank5_value2_re; +wire [7:0] builder_ethernetsoc_csrbank5_value2_r; +wire [7:0] builder_ethernetsoc_csrbank5_value2_w; +wire builder_ethernetsoc_csrbank5_value1_re; +wire [7:0] builder_ethernetsoc_csrbank5_value1_r; +wire [7:0] builder_ethernetsoc_csrbank5_value1_w; +wire builder_ethernetsoc_csrbank5_value0_re; +wire [7:0] builder_ethernetsoc_csrbank5_value0_r; +wire [7:0] builder_ethernetsoc_csrbank5_value0_w; +wire builder_ethernetsoc_csrbank5_ev_enable0_re; +wire builder_ethernetsoc_csrbank5_ev_enable0_r; +wire builder_ethernetsoc_csrbank5_ev_enable0_w; +wire builder_ethernetsoc_csrbank5_sel; +wire [13:0] builder_ethernetsoc_interface6_bank_bus_adr; +wire builder_ethernetsoc_interface6_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface6_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface6_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank6_txfull_re; +wire builder_ethernetsoc_csrbank6_txfull_r; +wire builder_ethernetsoc_csrbank6_txfull_w; +wire builder_ethernetsoc_csrbank6_rxempty_re; +wire builder_ethernetsoc_csrbank6_rxempty_r; +wire builder_ethernetsoc_csrbank6_rxempty_w; +wire builder_ethernetsoc_csrbank6_ev_enable0_re; +wire [1:0] builder_ethernetsoc_csrbank6_ev_enable0_r; +wire [1:0] builder_ethernetsoc_csrbank6_ev_enable0_w; +wire builder_ethernetsoc_csrbank6_sel; +wire [13:0] builder_ethernetsoc_interface7_bank_bus_adr; +wire builder_ethernetsoc_interface7_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface7_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface7_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank7_tuning_word3_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word3_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word3_w; +wire builder_ethernetsoc_csrbank7_tuning_word2_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word2_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word2_w; +wire builder_ethernetsoc_csrbank7_tuning_word1_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word1_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word1_w; +wire builder_ethernetsoc_csrbank7_tuning_word0_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word0_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word0_w; +wire builder_ethernetsoc_csrbank7_sel; +wire [13:0] builder_ethernetsoc_adr; +wire builder_ethernetsoc_we; +wire [7:0] builder_ethernetsoc_dat_w; +wire [7:0] builder_ethernetsoc_dat_r; +reg builder_rhs_array_muxed0 = 1'd0; +reg [13:0] builder_rhs_array_muxed1 = 14'd0; +reg [2:0] builder_rhs_array_muxed2 = 3'd0; +reg builder_rhs_array_muxed3 = 1'd0; +reg builder_rhs_array_muxed4 = 1'd0; +reg builder_rhs_array_muxed5 = 1'd0; +reg builder_t_array_muxed0 = 1'd0; +reg builder_t_array_muxed1 = 1'd0; +reg builder_t_array_muxed2 = 1'd0; +reg builder_rhs_array_muxed6 = 1'd0; +reg [13:0] builder_rhs_array_muxed7 = 14'd0; +reg [2:0] builder_rhs_array_muxed8 = 3'd0; +reg builder_rhs_array_muxed9 = 1'd0; +reg builder_rhs_array_muxed10 = 1'd0; +reg builder_rhs_array_muxed11 = 1'd0; +reg builder_t_array_muxed3 = 1'd0; +reg builder_t_array_muxed4 = 1'd0; +reg builder_t_array_muxed5 = 1'd0; +reg [20:0] builder_rhs_array_muxed12 = 21'd0; +reg builder_rhs_array_muxed13 = 1'd0; +reg builder_rhs_array_muxed14 = 1'd0; +reg [20:0] builder_rhs_array_muxed15 = 21'd0; +reg builder_rhs_array_muxed16 = 1'd0; +reg builder_rhs_array_muxed17 = 1'd0; +reg [20:0] builder_rhs_array_muxed18 = 21'd0; +reg builder_rhs_array_muxed19 = 1'd0; +reg builder_rhs_array_muxed20 = 1'd0; +reg [20:0] builder_rhs_array_muxed21 = 21'd0; +reg builder_rhs_array_muxed22 = 1'd0; +reg builder_rhs_array_muxed23 = 1'd0; +reg [20:0] builder_rhs_array_muxed24 = 21'd0; +reg builder_rhs_array_muxed25 = 1'd0; +reg builder_rhs_array_muxed26 = 1'd0; +reg [20:0] builder_rhs_array_muxed27 = 21'd0; +reg builder_rhs_array_muxed28 = 1'd0; +reg builder_rhs_array_muxed29 = 1'd0; +reg [20:0] builder_rhs_array_muxed30 = 21'd0; +reg builder_rhs_array_muxed31 = 1'd0; +reg builder_rhs_array_muxed32 = 1'd0; +reg [20:0] builder_rhs_array_muxed33 = 21'd0; +reg builder_rhs_array_muxed34 = 1'd0; +reg builder_rhs_array_muxed35 = 1'd0; +reg [29:0] builder_rhs_array_muxed36 = 30'd0; +reg [31:0] builder_rhs_array_muxed37 = 32'd0; +reg [3:0] builder_rhs_array_muxed38 = 4'd0; +reg builder_rhs_array_muxed39 = 1'd0; +reg builder_rhs_array_muxed40 = 1'd0; +reg builder_rhs_array_muxed41 = 1'd0; +reg [2:0] builder_rhs_array_muxed42 = 3'd0; +reg [1:0] builder_rhs_array_muxed43 = 2'd0; +reg [29:0] builder_rhs_array_muxed44 = 30'd0; +reg [31:0] builder_rhs_array_muxed45 = 32'd0; +reg [3:0] builder_rhs_array_muxed46 = 4'd0; +reg builder_rhs_array_muxed47 = 1'd0; +reg builder_rhs_array_muxed48 = 1'd0; +reg builder_rhs_array_muxed49 = 1'd0; +reg [2:0] builder_rhs_array_muxed50 = 3'd0; +reg [1:0] builder_rhs_array_muxed51 = 2'd0; +reg [2:0] builder_array_muxed0 = 3'd0; +reg [13:0] builder_array_muxed1 = 14'd0; +reg builder_array_muxed2 = 1'd0; +reg builder_array_muxed3 = 1'd0; +reg builder_array_muxed4 = 1'd0; +reg builder_array_muxed5 = 1'd0; +reg builder_array_muxed6 = 1'd0; +reg [2:0] builder_array_muxed7 = 3'd0; +reg [13:0] builder_array_muxed8 = 14'd0; +reg builder_array_muxed9 = 1'd0; +reg builder_array_muxed10 = 1'd0; +reg builder_array_muxed11 = 1'd0; +reg builder_array_muxed12 = 1'd0; +reg builder_array_muxed13 = 1'd0; +reg [2:0] builder_array_muxed14 = 3'd0; +reg [13:0] builder_array_muxed15 = 14'd0; +reg builder_array_muxed16 = 1'd0; +reg builder_array_muxed17 = 1'd0; +reg builder_array_muxed18 = 1'd0; +reg builder_array_muxed19 = 1'd0; +reg builder_array_muxed20 = 1'd0; +reg [2:0] builder_array_muxed21 = 3'd0; +reg [13:0] builder_array_muxed22 = 14'd0; +reg builder_array_muxed23 = 1'd0; +reg builder_array_muxed24 = 1'd0; +reg builder_array_muxed25 = 1'd0; +reg builder_array_muxed26 = 1'd0; +reg builder_array_muxed27 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl0_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl0_regs1 = 1'd0; +wire builder_xilinxasyncresetsynchronizerimpl0; +wire builder_xilinxasyncresetsynchronizerimpl0_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl1; +wire builder_xilinxasyncresetsynchronizerimpl1_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl1_expr; +wire builder_xilinxasyncresetsynchronizerimpl2; +wire builder_xilinxasyncresetsynchronizerimpl2_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl2_expr; +wire builder_xilinxasyncresetsynchronizerimpl3; +wire builder_xilinxasyncresetsynchronizerimpl3_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl4; +wire builder_xilinxasyncresetsynchronizerimpl4_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl5_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl6_rst_meta; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl1_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl1_regs1 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl2_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl2_regs1 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl3_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl3_regs1 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl4_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl4_regs1 = 7'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl5_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl5_regs1 = 7'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl6_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl6_regs1 = 7'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl7_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl7_regs1 = 7'd0; + +assign main_ethernetsoc_vexriscv_reset = main_ethernetsoc_ctrl_reset; +assign main_ethernetsoc_ctrl_bus_error = builder_ethernetsoc_error; +always @(*) begin + main_ethernetsoc_vexriscv_interrupt <= 32'd0; + main_ethernetsoc_vexriscv_interrupt[2] <= main_ev_irq; + main_ethernetsoc_vexriscv_interrupt[1] <= main_ethernetsoc_timer0_irq; + main_ethernetsoc_vexriscv_interrupt[0] <= main_ethernetsoc_uart_irq; +end +assign main_ethernetsoc_ctrl_reset = main_ethernetsoc_ctrl_reset_reset_re; +assign main_ethernetsoc_ctrl_bus_errors_status = main_ethernetsoc_ctrl_bus_errors; +assign main_ethernetsoc_rom_adr = main_ethernetsoc_rom_bus_adr[12:0]; +assign main_ethernetsoc_rom_bus_dat_r = main_ethernetsoc_rom_dat_r; +always @(*) begin + main_ethernetsoc_sram_we <= 4'd0; + main_ethernetsoc_sram_we[0] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[0]); + main_ethernetsoc_sram_we[1] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[1]); + main_ethernetsoc_sram_we[2] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[2]); + main_ethernetsoc_sram_we[3] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[3]); +end +assign main_ethernetsoc_sram_adr = main_ethernetsoc_sram_bus_adr[12:0]; +assign main_ethernetsoc_sram_bus_dat_r = main_ethernetsoc_sram_dat_r; +assign main_ethernetsoc_sram_dat_w = main_ethernetsoc_sram_bus_dat_w; +assign main_ethernetsoc_uart_tx_fifo_sink_valid = main_ethernetsoc_uart_rxtx_re; +assign main_ethernetsoc_uart_tx_fifo_sink_payload_data = main_ethernetsoc_uart_rxtx_r; +assign main_ethernetsoc_uart_txfull_status = (~main_ethernetsoc_uart_tx_fifo_sink_ready); +assign main_ethernetsoc_uart_phy_sink_valid = main_ethernetsoc_uart_tx_fifo_source_valid; +assign main_ethernetsoc_uart_tx_fifo_source_ready = main_ethernetsoc_uart_phy_sink_ready; +assign main_ethernetsoc_uart_phy_sink_first = main_ethernetsoc_uart_tx_fifo_source_first; +assign main_ethernetsoc_uart_phy_sink_last = main_ethernetsoc_uart_tx_fifo_source_last; +assign main_ethernetsoc_uart_phy_sink_payload_data = main_ethernetsoc_uart_tx_fifo_source_payload_data; +assign main_ethernetsoc_uart_tx_trigger = (~main_ethernetsoc_uart_tx_fifo_sink_ready); +assign main_ethernetsoc_uart_rx_fifo_sink_valid = main_ethernetsoc_uart_phy_source_valid; +assign main_ethernetsoc_uart_phy_source_ready = main_ethernetsoc_uart_rx_fifo_sink_ready; +assign main_ethernetsoc_uart_rx_fifo_sink_first = main_ethernetsoc_uart_phy_source_first; +assign main_ethernetsoc_uart_rx_fifo_sink_last = main_ethernetsoc_uart_phy_source_last; +assign main_ethernetsoc_uart_rx_fifo_sink_payload_data = main_ethernetsoc_uart_phy_source_payload_data; +assign main_ethernetsoc_uart_rxempty_status = (~main_ethernetsoc_uart_rx_fifo_source_valid); +assign main_ethernetsoc_uart_rxtx_w = main_ethernetsoc_uart_rx_fifo_source_payload_data; +assign main_ethernetsoc_uart_rx_fifo_source_ready = main_ethernetsoc_uart_rx_clear; +assign main_ethernetsoc_uart_rx_trigger = (~main_ethernetsoc_uart_rx_fifo_source_valid); +always @(*) begin + main_ethernetsoc_uart_tx_clear <= 1'd0; + if ((main_ethernetsoc_uart_eventmanager_pending_re & main_ethernetsoc_uart_eventmanager_pending_r[0])) begin + main_ethernetsoc_uart_tx_clear <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_uart_eventmanager_status_w <= 2'd0; + main_ethernetsoc_uart_eventmanager_status_w[0] <= main_ethernetsoc_uart_tx_status; + main_ethernetsoc_uart_eventmanager_status_w[1] <= main_ethernetsoc_uart_rx_status; +end +always @(*) begin + main_ethernetsoc_uart_rx_clear <= 1'd0; + if ((main_ethernetsoc_uart_eventmanager_pending_re & main_ethernetsoc_uart_eventmanager_pending_r[1])) begin + main_ethernetsoc_uart_rx_clear <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_uart_eventmanager_pending_w <= 2'd0; + main_ethernetsoc_uart_eventmanager_pending_w[0] <= main_ethernetsoc_uart_tx_pending; + main_ethernetsoc_uart_eventmanager_pending_w[1] <= main_ethernetsoc_uart_rx_pending; +end +assign main_ethernetsoc_uart_irq = ((main_ethernetsoc_uart_eventmanager_pending_w[0] & main_ethernetsoc_uart_eventmanager_storage[0]) | (main_ethernetsoc_uart_eventmanager_pending_w[1] & main_ethernetsoc_uart_eventmanager_storage[1])); +assign main_ethernetsoc_uart_tx_status = main_ethernetsoc_uart_tx_trigger; +assign main_ethernetsoc_uart_rx_status = main_ethernetsoc_uart_rx_trigger; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_din = {main_ethernetsoc_uart_tx_fifo_fifo_in_last, main_ethernetsoc_uart_tx_fifo_fifo_in_first, main_ethernetsoc_uart_tx_fifo_fifo_in_payload_data}; +assign {main_ethernetsoc_uart_tx_fifo_fifo_out_last, main_ethernetsoc_uart_tx_fifo_fifo_out_first, main_ethernetsoc_uart_tx_fifo_fifo_out_payload_data} = main_ethernetsoc_uart_tx_fifo_syncfifo_dout; +assign main_ethernetsoc_uart_tx_fifo_sink_ready = main_ethernetsoc_uart_tx_fifo_syncfifo_writable; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_we = main_ethernetsoc_uart_tx_fifo_sink_valid; +assign main_ethernetsoc_uart_tx_fifo_fifo_in_first = main_ethernetsoc_uart_tx_fifo_sink_first; +assign main_ethernetsoc_uart_tx_fifo_fifo_in_last = main_ethernetsoc_uart_tx_fifo_sink_last; +assign main_ethernetsoc_uart_tx_fifo_fifo_in_payload_data = main_ethernetsoc_uart_tx_fifo_sink_payload_data; +assign main_ethernetsoc_uart_tx_fifo_source_valid = main_ethernetsoc_uart_tx_fifo_readable; +assign main_ethernetsoc_uart_tx_fifo_source_first = main_ethernetsoc_uart_tx_fifo_fifo_out_first; +assign main_ethernetsoc_uart_tx_fifo_source_last = main_ethernetsoc_uart_tx_fifo_fifo_out_last; +assign main_ethernetsoc_uart_tx_fifo_source_payload_data = main_ethernetsoc_uart_tx_fifo_fifo_out_payload_data; +assign main_ethernetsoc_uart_tx_fifo_re = main_ethernetsoc_uart_tx_fifo_source_ready; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_re = (main_ethernetsoc_uart_tx_fifo_syncfifo_readable & ((~main_ethernetsoc_uart_tx_fifo_readable) | main_ethernetsoc_uart_tx_fifo_re)); +assign main_ethernetsoc_uart_tx_fifo_level1 = (main_ethernetsoc_uart_tx_fifo_level0 + main_ethernetsoc_uart_tx_fifo_readable); +always @(*) begin + main_ethernetsoc_uart_tx_fifo_wrport_adr <= 4'd0; + if (main_ethernetsoc_uart_tx_fifo_replace) begin + main_ethernetsoc_uart_tx_fifo_wrport_adr <= (main_ethernetsoc_uart_tx_fifo_produce - 1'd1); + end else begin + main_ethernetsoc_uart_tx_fifo_wrport_adr <= main_ethernetsoc_uart_tx_fifo_produce; + end +end +assign main_ethernetsoc_uart_tx_fifo_wrport_dat_w = main_ethernetsoc_uart_tx_fifo_syncfifo_din; +assign main_ethernetsoc_uart_tx_fifo_wrport_we = (main_ethernetsoc_uart_tx_fifo_syncfifo_we & (main_ethernetsoc_uart_tx_fifo_syncfifo_writable | main_ethernetsoc_uart_tx_fifo_replace)); +assign main_ethernetsoc_uart_tx_fifo_do_read = (main_ethernetsoc_uart_tx_fifo_syncfifo_readable & main_ethernetsoc_uart_tx_fifo_syncfifo_re); +assign main_ethernetsoc_uart_tx_fifo_rdport_adr = main_ethernetsoc_uart_tx_fifo_consume; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_dout = main_ethernetsoc_uart_tx_fifo_rdport_dat_r; +assign main_ethernetsoc_uart_tx_fifo_rdport_re = main_ethernetsoc_uart_tx_fifo_do_read; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_writable = (main_ethernetsoc_uart_tx_fifo_level0 != 5'd16); +assign main_ethernetsoc_uart_tx_fifo_syncfifo_readable = (main_ethernetsoc_uart_tx_fifo_level0 != 1'd0); +assign main_ethernetsoc_uart_rx_fifo_syncfifo_din = {main_ethernetsoc_uart_rx_fifo_fifo_in_last, main_ethernetsoc_uart_rx_fifo_fifo_in_first, main_ethernetsoc_uart_rx_fifo_fifo_in_payload_data}; +assign {main_ethernetsoc_uart_rx_fifo_fifo_out_last, main_ethernetsoc_uart_rx_fifo_fifo_out_first, main_ethernetsoc_uart_rx_fifo_fifo_out_payload_data} = main_ethernetsoc_uart_rx_fifo_syncfifo_dout; +assign main_ethernetsoc_uart_rx_fifo_sink_ready = main_ethernetsoc_uart_rx_fifo_syncfifo_writable; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_we = main_ethernetsoc_uart_rx_fifo_sink_valid; +assign main_ethernetsoc_uart_rx_fifo_fifo_in_first = main_ethernetsoc_uart_rx_fifo_sink_first; +assign main_ethernetsoc_uart_rx_fifo_fifo_in_last = main_ethernetsoc_uart_rx_fifo_sink_last; +assign main_ethernetsoc_uart_rx_fifo_fifo_in_payload_data = main_ethernetsoc_uart_rx_fifo_sink_payload_data; +assign main_ethernetsoc_uart_rx_fifo_source_valid = main_ethernetsoc_uart_rx_fifo_readable; +assign main_ethernetsoc_uart_rx_fifo_source_first = main_ethernetsoc_uart_rx_fifo_fifo_out_first; +assign main_ethernetsoc_uart_rx_fifo_source_last = main_ethernetsoc_uart_rx_fifo_fifo_out_last; +assign main_ethernetsoc_uart_rx_fifo_source_payload_data = main_ethernetsoc_uart_rx_fifo_fifo_out_payload_data; +assign main_ethernetsoc_uart_rx_fifo_re = main_ethernetsoc_uart_rx_fifo_source_ready; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_re = (main_ethernetsoc_uart_rx_fifo_syncfifo_readable & ((~main_ethernetsoc_uart_rx_fifo_readable) | main_ethernetsoc_uart_rx_fifo_re)); +assign main_ethernetsoc_uart_rx_fifo_level1 = (main_ethernetsoc_uart_rx_fifo_level0 + main_ethernetsoc_uart_rx_fifo_readable); +always @(*) begin + main_ethernetsoc_uart_rx_fifo_wrport_adr <= 4'd0; + if (main_ethernetsoc_uart_rx_fifo_replace) begin + main_ethernetsoc_uart_rx_fifo_wrport_adr <= (main_ethernetsoc_uart_rx_fifo_produce - 1'd1); + end else begin + main_ethernetsoc_uart_rx_fifo_wrport_adr <= main_ethernetsoc_uart_rx_fifo_produce; + end +end +assign main_ethernetsoc_uart_rx_fifo_wrport_dat_w = main_ethernetsoc_uart_rx_fifo_syncfifo_din; +assign main_ethernetsoc_uart_rx_fifo_wrport_we = (main_ethernetsoc_uart_rx_fifo_syncfifo_we & (main_ethernetsoc_uart_rx_fifo_syncfifo_writable | main_ethernetsoc_uart_rx_fifo_replace)); +assign main_ethernetsoc_uart_rx_fifo_do_read = (main_ethernetsoc_uart_rx_fifo_syncfifo_readable & main_ethernetsoc_uart_rx_fifo_syncfifo_re); +assign main_ethernetsoc_uart_rx_fifo_rdport_adr = main_ethernetsoc_uart_rx_fifo_consume; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_dout = main_ethernetsoc_uart_rx_fifo_rdport_dat_r; +assign main_ethernetsoc_uart_rx_fifo_rdport_re = main_ethernetsoc_uart_rx_fifo_do_read; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_writable = (main_ethernetsoc_uart_rx_fifo_level0 != 5'd16); +assign main_ethernetsoc_uart_rx_fifo_syncfifo_readable = (main_ethernetsoc_uart_rx_fifo_level0 != 1'd0); +assign main_ethernetsoc_timer0_zero_trigger = (main_ethernetsoc_timer0_value != 1'd0); +assign main_ethernetsoc_timer0_eventmanager_status_w = main_ethernetsoc_timer0_zero_status; +always @(*) begin + main_ethernetsoc_timer0_zero_clear <= 1'd0; + if ((main_ethernetsoc_timer0_eventmanager_pending_re & main_ethernetsoc_timer0_eventmanager_pending_r)) begin + main_ethernetsoc_timer0_zero_clear <= 1'd1; + end +end +assign main_ethernetsoc_timer0_eventmanager_pending_w = main_ethernetsoc_timer0_zero_pending; +assign main_ethernetsoc_timer0_irq = (main_ethernetsoc_timer0_eventmanager_pending_w & main_ethernetsoc_timer0_eventmanager_storage); +assign main_ethernetsoc_timer0_zero_status = main_ethernetsoc_timer0_zero_trigger; +assign main_ethernetsoc_reset = (~cpu_reset); +assign eth_ref_clk = eth_clk; +assign main_ethernetsoc_clkin = clk100; +assign sys_clk = main_ethernetsoc_clkout_buf0; +assign sys4x_clk = main_ethernetsoc_clkout_buf1; +assign sys4x_dqs_clk = main_ethernetsoc_clkout_buf2; +assign clk200_clk = main_ethernetsoc_clkout_buf3; +assign eth_clk = main_ethernetsoc_clkout_buf4; +always @(*) begin + main_ethernetsoc_a7ddrphy_dqs_serdes_pattern <= 8'd85; + if ((main_ethernetsoc_a7ddrphy_dqs_preamble | main_ethernetsoc_a7ddrphy_dqs_postamble)) begin + main_ethernetsoc_a7ddrphy_dqs_serdes_pattern <= 1'd0; + end else begin + main_ethernetsoc_a7ddrphy_dqs_serdes_pattern <= 7'd85; + end +end +assign main_ethernetsoc_a7ddrphy_bitslip0_i = main_ethernetsoc_a7ddrphy_dq_i_data0; +assign main_ethernetsoc_a7ddrphy_bitslip1_i = main_ethernetsoc_a7ddrphy_dq_i_data1; +assign main_ethernetsoc_a7ddrphy_bitslip2_i = main_ethernetsoc_a7ddrphy_dq_i_data2; +assign main_ethernetsoc_a7ddrphy_bitslip3_i = main_ethernetsoc_a7ddrphy_dq_i_data3; +assign main_ethernetsoc_a7ddrphy_bitslip4_i = main_ethernetsoc_a7ddrphy_dq_i_data4; +assign main_ethernetsoc_a7ddrphy_bitslip5_i = main_ethernetsoc_a7ddrphy_dq_i_data5; +assign main_ethernetsoc_a7ddrphy_bitslip6_i = main_ethernetsoc_a7ddrphy_dq_i_data6; +assign main_ethernetsoc_a7ddrphy_bitslip7_i = main_ethernetsoc_a7ddrphy_dq_i_data7; +assign main_ethernetsoc_a7ddrphy_bitslip8_i = main_ethernetsoc_a7ddrphy_dq_i_data8; +assign main_ethernetsoc_a7ddrphy_bitslip9_i = main_ethernetsoc_a7ddrphy_dq_i_data9; +assign main_ethernetsoc_a7ddrphy_bitslip10_i = main_ethernetsoc_a7ddrphy_dq_i_data10; +assign main_ethernetsoc_a7ddrphy_bitslip11_i = main_ethernetsoc_a7ddrphy_dq_i_data11; +assign main_ethernetsoc_a7ddrphy_bitslip12_i = main_ethernetsoc_a7ddrphy_dq_i_data12; +assign main_ethernetsoc_a7ddrphy_bitslip13_i = main_ethernetsoc_a7ddrphy_dq_i_data13; +assign main_ethernetsoc_a7ddrphy_bitslip14_i = main_ethernetsoc_a7ddrphy_dq_i_data14; +assign main_ethernetsoc_a7ddrphy_bitslip15_i = main_ethernetsoc_a7ddrphy_dq_i_data15; +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p0_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[1]; +end +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p1_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[3]; +end +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p2_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[5]; +end +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p3_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[7]; +end +assign main_ethernetsoc_a7ddrphy_oe = ((main_ethernetsoc_a7ddrphy_last_wrdata_en[1] | main_ethernetsoc_a7ddrphy_last_wrdata_en[2]) | main_ethernetsoc_a7ddrphy_last_wrdata_en[3]); +assign main_ethernetsoc_a7ddrphy_dqs_preamble = (main_ethernetsoc_a7ddrphy_last_wrdata_en[1] & (~main_ethernetsoc_a7ddrphy_last_wrdata_en[2])); +assign main_ethernetsoc_a7ddrphy_dqs_postamble = (main_ethernetsoc_a7ddrphy_last_wrdata_en[3] & (~main_ethernetsoc_a7ddrphy_last_wrdata_en[2])); +assign main_ethernetsoc_a7ddrphy_dfi_p0_address = main_ethernetsoc_sdram_master_p0_address; +assign main_ethernetsoc_a7ddrphy_dfi_p0_bank = main_ethernetsoc_sdram_master_p0_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p0_cas_n = main_ethernetsoc_sdram_master_p0_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_cs_n = main_ethernetsoc_sdram_master_p0_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_ras_n = main_ethernetsoc_sdram_master_p0_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_we_n = main_ethernetsoc_sdram_master_p0_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_cke = main_ethernetsoc_sdram_master_p0_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p0_odt = main_ethernetsoc_sdram_master_p0_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p0_reset_n = main_ethernetsoc_sdram_master_p0_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_act_n = main_ethernetsoc_sdram_master_p0_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_wrdata = main_ethernetsoc_sdram_master_p0_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_en = main_ethernetsoc_sdram_master_p0_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask = main_ethernetsoc_sdram_master_p0_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p0_rddata_en = main_ethernetsoc_sdram_master_p0_rddata_en; +assign main_ethernetsoc_sdram_master_p0_rddata = main_ethernetsoc_a7ddrphy_dfi_p0_rddata; +assign main_ethernetsoc_sdram_master_p0_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid; +assign main_ethernetsoc_a7ddrphy_dfi_p1_address = main_ethernetsoc_sdram_master_p1_address; +assign main_ethernetsoc_a7ddrphy_dfi_p1_bank = main_ethernetsoc_sdram_master_p1_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p1_cas_n = main_ethernetsoc_sdram_master_p1_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_cs_n = main_ethernetsoc_sdram_master_p1_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_ras_n = main_ethernetsoc_sdram_master_p1_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_we_n = main_ethernetsoc_sdram_master_p1_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_cke = main_ethernetsoc_sdram_master_p1_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p1_odt = main_ethernetsoc_sdram_master_p1_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p1_reset_n = main_ethernetsoc_sdram_master_p1_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_act_n = main_ethernetsoc_sdram_master_p1_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_wrdata = main_ethernetsoc_sdram_master_p1_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_en = main_ethernetsoc_sdram_master_p1_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask = main_ethernetsoc_sdram_master_p1_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p1_rddata_en = main_ethernetsoc_sdram_master_p1_rddata_en; +assign main_ethernetsoc_sdram_master_p1_rddata = main_ethernetsoc_a7ddrphy_dfi_p1_rddata; +assign main_ethernetsoc_sdram_master_p1_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid; +assign main_ethernetsoc_a7ddrphy_dfi_p2_address = main_ethernetsoc_sdram_master_p2_address; +assign main_ethernetsoc_a7ddrphy_dfi_p2_bank = main_ethernetsoc_sdram_master_p2_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p2_cas_n = main_ethernetsoc_sdram_master_p2_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_cs_n = main_ethernetsoc_sdram_master_p2_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_ras_n = main_ethernetsoc_sdram_master_p2_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_we_n = main_ethernetsoc_sdram_master_p2_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_cke = main_ethernetsoc_sdram_master_p2_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p2_odt = main_ethernetsoc_sdram_master_p2_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p2_reset_n = main_ethernetsoc_sdram_master_p2_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_act_n = main_ethernetsoc_sdram_master_p2_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_wrdata = main_ethernetsoc_sdram_master_p2_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_en = main_ethernetsoc_sdram_master_p2_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask = main_ethernetsoc_sdram_master_p2_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p2_rddata_en = main_ethernetsoc_sdram_master_p2_rddata_en; +assign main_ethernetsoc_sdram_master_p2_rddata = main_ethernetsoc_a7ddrphy_dfi_p2_rddata; +assign main_ethernetsoc_sdram_master_p2_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid; +assign main_ethernetsoc_a7ddrphy_dfi_p3_address = main_ethernetsoc_sdram_master_p3_address; +assign main_ethernetsoc_a7ddrphy_dfi_p3_bank = main_ethernetsoc_sdram_master_p3_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p3_cas_n = main_ethernetsoc_sdram_master_p3_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_cs_n = main_ethernetsoc_sdram_master_p3_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_ras_n = main_ethernetsoc_sdram_master_p3_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_we_n = main_ethernetsoc_sdram_master_p3_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_cke = main_ethernetsoc_sdram_master_p3_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p3_odt = main_ethernetsoc_sdram_master_p3_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p3_reset_n = main_ethernetsoc_sdram_master_p3_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_act_n = main_ethernetsoc_sdram_master_p3_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_wrdata = main_ethernetsoc_sdram_master_p3_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_en = main_ethernetsoc_sdram_master_p3_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask = main_ethernetsoc_sdram_master_p3_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p3_rddata_en = main_ethernetsoc_sdram_master_p3_rddata_en; +assign main_ethernetsoc_sdram_master_p3_rddata = main_ethernetsoc_a7ddrphy_dfi_p3_rddata; +assign main_ethernetsoc_sdram_master_p3_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid; +assign main_ethernetsoc_sdram_slave_p0_address = main_ethernetsoc_sdram_dfi_p0_address; +assign main_ethernetsoc_sdram_slave_p0_bank = main_ethernetsoc_sdram_dfi_p0_bank; +assign main_ethernetsoc_sdram_slave_p0_cas_n = main_ethernetsoc_sdram_dfi_p0_cas_n; +assign main_ethernetsoc_sdram_slave_p0_cs_n = main_ethernetsoc_sdram_dfi_p0_cs_n; +assign main_ethernetsoc_sdram_slave_p0_ras_n = main_ethernetsoc_sdram_dfi_p0_ras_n; +assign main_ethernetsoc_sdram_slave_p0_we_n = main_ethernetsoc_sdram_dfi_p0_we_n; +assign main_ethernetsoc_sdram_slave_p0_cke = main_ethernetsoc_sdram_dfi_p0_cke; +assign main_ethernetsoc_sdram_slave_p0_odt = main_ethernetsoc_sdram_dfi_p0_odt; +assign main_ethernetsoc_sdram_slave_p0_reset_n = main_ethernetsoc_sdram_dfi_p0_reset_n; +assign main_ethernetsoc_sdram_slave_p0_act_n = main_ethernetsoc_sdram_dfi_p0_act_n; +assign main_ethernetsoc_sdram_slave_p0_wrdata = main_ethernetsoc_sdram_dfi_p0_wrdata; +assign main_ethernetsoc_sdram_slave_p0_wrdata_en = main_ethernetsoc_sdram_dfi_p0_wrdata_en; +assign main_ethernetsoc_sdram_slave_p0_wrdata_mask = main_ethernetsoc_sdram_dfi_p0_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p0_rddata_en = main_ethernetsoc_sdram_dfi_p0_rddata_en; +assign main_ethernetsoc_sdram_dfi_p0_rddata = main_ethernetsoc_sdram_slave_p0_rddata; +assign main_ethernetsoc_sdram_dfi_p0_rddata_valid = main_ethernetsoc_sdram_slave_p0_rddata_valid; +assign main_ethernetsoc_sdram_slave_p1_address = main_ethernetsoc_sdram_dfi_p1_address; +assign main_ethernetsoc_sdram_slave_p1_bank = main_ethernetsoc_sdram_dfi_p1_bank; +assign main_ethernetsoc_sdram_slave_p1_cas_n = main_ethernetsoc_sdram_dfi_p1_cas_n; +assign main_ethernetsoc_sdram_slave_p1_cs_n = main_ethernetsoc_sdram_dfi_p1_cs_n; +assign main_ethernetsoc_sdram_slave_p1_ras_n = main_ethernetsoc_sdram_dfi_p1_ras_n; +assign main_ethernetsoc_sdram_slave_p1_we_n = main_ethernetsoc_sdram_dfi_p1_we_n; +assign main_ethernetsoc_sdram_slave_p1_cke = main_ethernetsoc_sdram_dfi_p1_cke; +assign main_ethernetsoc_sdram_slave_p1_odt = main_ethernetsoc_sdram_dfi_p1_odt; +assign main_ethernetsoc_sdram_slave_p1_reset_n = main_ethernetsoc_sdram_dfi_p1_reset_n; +assign main_ethernetsoc_sdram_slave_p1_act_n = main_ethernetsoc_sdram_dfi_p1_act_n; +assign main_ethernetsoc_sdram_slave_p1_wrdata = main_ethernetsoc_sdram_dfi_p1_wrdata; +assign main_ethernetsoc_sdram_slave_p1_wrdata_en = main_ethernetsoc_sdram_dfi_p1_wrdata_en; +assign main_ethernetsoc_sdram_slave_p1_wrdata_mask = main_ethernetsoc_sdram_dfi_p1_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p1_rddata_en = main_ethernetsoc_sdram_dfi_p1_rddata_en; +assign main_ethernetsoc_sdram_dfi_p1_rddata = main_ethernetsoc_sdram_slave_p1_rddata; +assign main_ethernetsoc_sdram_dfi_p1_rddata_valid = main_ethernetsoc_sdram_slave_p1_rddata_valid; +assign main_ethernetsoc_sdram_slave_p2_address = main_ethernetsoc_sdram_dfi_p2_address; +assign main_ethernetsoc_sdram_slave_p2_bank = main_ethernetsoc_sdram_dfi_p2_bank; +assign main_ethernetsoc_sdram_slave_p2_cas_n = main_ethernetsoc_sdram_dfi_p2_cas_n; +assign main_ethernetsoc_sdram_slave_p2_cs_n = main_ethernetsoc_sdram_dfi_p2_cs_n; +assign main_ethernetsoc_sdram_slave_p2_ras_n = main_ethernetsoc_sdram_dfi_p2_ras_n; +assign main_ethernetsoc_sdram_slave_p2_we_n = main_ethernetsoc_sdram_dfi_p2_we_n; +assign main_ethernetsoc_sdram_slave_p2_cke = main_ethernetsoc_sdram_dfi_p2_cke; +assign main_ethernetsoc_sdram_slave_p2_odt = main_ethernetsoc_sdram_dfi_p2_odt; +assign main_ethernetsoc_sdram_slave_p2_reset_n = main_ethernetsoc_sdram_dfi_p2_reset_n; +assign main_ethernetsoc_sdram_slave_p2_act_n = main_ethernetsoc_sdram_dfi_p2_act_n; +assign main_ethernetsoc_sdram_slave_p2_wrdata = main_ethernetsoc_sdram_dfi_p2_wrdata; +assign main_ethernetsoc_sdram_slave_p2_wrdata_en = main_ethernetsoc_sdram_dfi_p2_wrdata_en; +assign main_ethernetsoc_sdram_slave_p2_wrdata_mask = main_ethernetsoc_sdram_dfi_p2_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p2_rddata_en = main_ethernetsoc_sdram_dfi_p2_rddata_en; +assign main_ethernetsoc_sdram_dfi_p2_rddata = main_ethernetsoc_sdram_slave_p2_rddata; +assign main_ethernetsoc_sdram_dfi_p2_rddata_valid = main_ethernetsoc_sdram_slave_p2_rddata_valid; +assign main_ethernetsoc_sdram_slave_p3_address = main_ethernetsoc_sdram_dfi_p3_address; +assign main_ethernetsoc_sdram_slave_p3_bank = main_ethernetsoc_sdram_dfi_p3_bank; +assign main_ethernetsoc_sdram_slave_p3_cas_n = main_ethernetsoc_sdram_dfi_p3_cas_n; +assign main_ethernetsoc_sdram_slave_p3_cs_n = main_ethernetsoc_sdram_dfi_p3_cs_n; +assign main_ethernetsoc_sdram_slave_p3_ras_n = main_ethernetsoc_sdram_dfi_p3_ras_n; +assign main_ethernetsoc_sdram_slave_p3_we_n = main_ethernetsoc_sdram_dfi_p3_we_n; +assign main_ethernetsoc_sdram_slave_p3_cke = main_ethernetsoc_sdram_dfi_p3_cke; +assign main_ethernetsoc_sdram_slave_p3_odt = main_ethernetsoc_sdram_dfi_p3_odt; +assign main_ethernetsoc_sdram_slave_p3_reset_n = main_ethernetsoc_sdram_dfi_p3_reset_n; +assign main_ethernetsoc_sdram_slave_p3_act_n = main_ethernetsoc_sdram_dfi_p3_act_n; +assign main_ethernetsoc_sdram_slave_p3_wrdata = main_ethernetsoc_sdram_dfi_p3_wrdata; +assign main_ethernetsoc_sdram_slave_p3_wrdata_en = main_ethernetsoc_sdram_dfi_p3_wrdata_en; +assign main_ethernetsoc_sdram_slave_p3_wrdata_mask = main_ethernetsoc_sdram_dfi_p3_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p3_rddata_en = main_ethernetsoc_sdram_dfi_p3_rddata_en; +assign main_ethernetsoc_sdram_dfi_p3_rddata = main_ethernetsoc_sdram_slave_p3_rddata; +assign main_ethernetsoc_sdram_dfi_p3_rddata_valid = main_ethernetsoc_sdram_slave_p3_rddata_valid; +always @(*) begin + main_ethernetsoc_sdram_slave_p3_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p3_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_inti_p0_rddata <= 32'd0; + main_ethernetsoc_sdram_inti_p0_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p0_address <= 14'd0; + main_ethernetsoc_sdram_master_p0_bank <= 3'd0; + main_ethernetsoc_sdram_master_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_cke <= 1'd0; + main_ethernetsoc_sdram_master_p0_odt <= 1'd0; + main_ethernetsoc_sdram_master_p0_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p0_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_wrdata <= 32'd0; + main_ethernetsoc_sdram_inti_p1_rddata <= 32'd0; + main_ethernetsoc_sdram_master_p0_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_inti_p1_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p0_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p0_rddata_en <= 1'd0; + main_ethernetsoc_sdram_master_p1_address <= 14'd0; + main_ethernetsoc_sdram_master_p1_bank <= 3'd0; + main_ethernetsoc_sdram_master_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_cke <= 1'd0; + main_ethernetsoc_sdram_master_p1_odt <= 1'd0; + main_ethernetsoc_sdram_master_p1_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p1_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_wrdata <= 32'd0; + main_ethernetsoc_sdram_inti_p2_rddata <= 32'd0; + main_ethernetsoc_sdram_master_p1_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_inti_p2_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p1_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p1_rddata_en <= 1'd0; + main_ethernetsoc_sdram_master_p2_address <= 14'd0; + main_ethernetsoc_sdram_master_p2_bank <= 3'd0; + main_ethernetsoc_sdram_master_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_cke <= 1'd0; + main_ethernetsoc_sdram_master_p2_odt <= 1'd0; + main_ethernetsoc_sdram_master_p2_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p2_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_wrdata <= 32'd0; + main_ethernetsoc_sdram_inti_p3_rddata <= 32'd0; + main_ethernetsoc_sdram_master_p2_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_inti_p3_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p2_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p2_rddata_en <= 1'd0; + main_ethernetsoc_sdram_master_p3_address <= 14'd0; + main_ethernetsoc_sdram_master_p3_bank <= 3'd0; + main_ethernetsoc_sdram_master_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_cke <= 1'd0; + main_ethernetsoc_sdram_master_p3_odt <= 1'd0; + main_ethernetsoc_sdram_master_p3_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p3_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_wrdata <= 32'd0; + main_ethernetsoc_sdram_master_p3_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_master_p3_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p3_rddata_en <= 1'd0; + main_ethernetsoc_sdram_slave_p0_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p0_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_slave_p1_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p1_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_slave_p2_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p2_rddata_valid <= 1'd0; + if (main_ethernetsoc_sdram_storage[0]) begin + main_ethernetsoc_sdram_master_p0_address <= main_ethernetsoc_sdram_slave_p0_address; + main_ethernetsoc_sdram_master_p0_bank <= main_ethernetsoc_sdram_slave_p0_bank; + main_ethernetsoc_sdram_master_p0_cas_n <= main_ethernetsoc_sdram_slave_p0_cas_n; + main_ethernetsoc_sdram_master_p0_cs_n <= main_ethernetsoc_sdram_slave_p0_cs_n; + main_ethernetsoc_sdram_master_p0_ras_n <= main_ethernetsoc_sdram_slave_p0_ras_n; + main_ethernetsoc_sdram_master_p0_we_n <= main_ethernetsoc_sdram_slave_p0_we_n; + main_ethernetsoc_sdram_master_p0_cke <= main_ethernetsoc_sdram_slave_p0_cke; + main_ethernetsoc_sdram_master_p0_odt <= main_ethernetsoc_sdram_slave_p0_odt; + main_ethernetsoc_sdram_master_p0_reset_n <= main_ethernetsoc_sdram_slave_p0_reset_n; + main_ethernetsoc_sdram_master_p0_act_n <= main_ethernetsoc_sdram_slave_p0_act_n; + main_ethernetsoc_sdram_master_p0_wrdata <= main_ethernetsoc_sdram_slave_p0_wrdata; + main_ethernetsoc_sdram_master_p0_wrdata_en <= main_ethernetsoc_sdram_slave_p0_wrdata_en; + main_ethernetsoc_sdram_master_p0_wrdata_mask <= main_ethernetsoc_sdram_slave_p0_wrdata_mask; + main_ethernetsoc_sdram_master_p0_rddata_en <= main_ethernetsoc_sdram_slave_p0_rddata_en; + main_ethernetsoc_sdram_slave_p0_rddata <= main_ethernetsoc_sdram_master_p0_rddata; + main_ethernetsoc_sdram_slave_p0_rddata_valid <= main_ethernetsoc_sdram_master_p0_rddata_valid; + main_ethernetsoc_sdram_master_p1_address <= main_ethernetsoc_sdram_slave_p1_address; + main_ethernetsoc_sdram_master_p1_bank <= main_ethernetsoc_sdram_slave_p1_bank; + main_ethernetsoc_sdram_master_p1_cas_n <= main_ethernetsoc_sdram_slave_p1_cas_n; + main_ethernetsoc_sdram_master_p1_cs_n <= main_ethernetsoc_sdram_slave_p1_cs_n; + main_ethernetsoc_sdram_master_p1_ras_n <= main_ethernetsoc_sdram_slave_p1_ras_n; + main_ethernetsoc_sdram_master_p1_we_n <= main_ethernetsoc_sdram_slave_p1_we_n; + main_ethernetsoc_sdram_master_p1_cke <= main_ethernetsoc_sdram_slave_p1_cke; + main_ethernetsoc_sdram_master_p1_odt <= main_ethernetsoc_sdram_slave_p1_odt; + main_ethernetsoc_sdram_master_p1_reset_n <= main_ethernetsoc_sdram_slave_p1_reset_n; + main_ethernetsoc_sdram_master_p1_act_n <= main_ethernetsoc_sdram_slave_p1_act_n; + main_ethernetsoc_sdram_master_p1_wrdata <= main_ethernetsoc_sdram_slave_p1_wrdata; + main_ethernetsoc_sdram_master_p1_wrdata_en <= main_ethernetsoc_sdram_slave_p1_wrdata_en; + main_ethernetsoc_sdram_master_p1_wrdata_mask <= main_ethernetsoc_sdram_slave_p1_wrdata_mask; + main_ethernetsoc_sdram_master_p1_rddata_en <= main_ethernetsoc_sdram_slave_p1_rddata_en; + main_ethernetsoc_sdram_slave_p1_rddata <= main_ethernetsoc_sdram_master_p1_rddata; + main_ethernetsoc_sdram_slave_p1_rddata_valid <= main_ethernetsoc_sdram_master_p1_rddata_valid; + main_ethernetsoc_sdram_master_p2_address <= main_ethernetsoc_sdram_slave_p2_address; + main_ethernetsoc_sdram_master_p2_bank <= main_ethernetsoc_sdram_slave_p2_bank; + main_ethernetsoc_sdram_master_p2_cas_n <= main_ethernetsoc_sdram_slave_p2_cas_n; + main_ethernetsoc_sdram_master_p2_cs_n <= main_ethernetsoc_sdram_slave_p2_cs_n; + main_ethernetsoc_sdram_master_p2_ras_n <= main_ethernetsoc_sdram_slave_p2_ras_n; + main_ethernetsoc_sdram_master_p2_we_n <= main_ethernetsoc_sdram_slave_p2_we_n; + main_ethernetsoc_sdram_master_p2_cke <= main_ethernetsoc_sdram_slave_p2_cke; + main_ethernetsoc_sdram_master_p2_odt <= main_ethernetsoc_sdram_slave_p2_odt; + main_ethernetsoc_sdram_master_p2_reset_n <= main_ethernetsoc_sdram_slave_p2_reset_n; + main_ethernetsoc_sdram_master_p2_act_n <= main_ethernetsoc_sdram_slave_p2_act_n; + main_ethernetsoc_sdram_master_p2_wrdata <= main_ethernetsoc_sdram_slave_p2_wrdata; + main_ethernetsoc_sdram_master_p2_wrdata_en <= main_ethernetsoc_sdram_slave_p2_wrdata_en; + main_ethernetsoc_sdram_master_p2_wrdata_mask <= main_ethernetsoc_sdram_slave_p2_wrdata_mask; + main_ethernetsoc_sdram_master_p2_rddata_en <= main_ethernetsoc_sdram_slave_p2_rddata_en; + main_ethernetsoc_sdram_slave_p2_rddata <= main_ethernetsoc_sdram_master_p2_rddata; + main_ethernetsoc_sdram_slave_p2_rddata_valid <= main_ethernetsoc_sdram_master_p2_rddata_valid; + main_ethernetsoc_sdram_master_p3_address <= main_ethernetsoc_sdram_slave_p3_address; + main_ethernetsoc_sdram_master_p3_bank <= main_ethernetsoc_sdram_slave_p3_bank; + main_ethernetsoc_sdram_master_p3_cas_n <= main_ethernetsoc_sdram_slave_p3_cas_n; + main_ethernetsoc_sdram_master_p3_cs_n <= main_ethernetsoc_sdram_slave_p3_cs_n; + main_ethernetsoc_sdram_master_p3_ras_n <= main_ethernetsoc_sdram_slave_p3_ras_n; + main_ethernetsoc_sdram_master_p3_we_n <= main_ethernetsoc_sdram_slave_p3_we_n; + main_ethernetsoc_sdram_master_p3_cke <= main_ethernetsoc_sdram_slave_p3_cke; + main_ethernetsoc_sdram_master_p3_odt <= main_ethernetsoc_sdram_slave_p3_odt; + main_ethernetsoc_sdram_master_p3_reset_n <= main_ethernetsoc_sdram_slave_p3_reset_n; + main_ethernetsoc_sdram_master_p3_act_n <= main_ethernetsoc_sdram_slave_p3_act_n; + main_ethernetsoc_sdram_master_p3_wrdata <= main_ethernetsoc_sdram_slave_p3_wrdata; + main_ethernetsoc_sdram_master_p3_wrdata_en <= main_ethernetsoc_sdram_slave_p3_wrdata_en; + main_ethernetsoc_sdram_master_p3_wrdata_mask <= main_ethernetsoc_sdram_slave_p3_wrdata_mask; + main_ethernetsoc_sdram_master_p3_rddata_en <= main_ethernetsoc_sdram_slave_p3_rddata_en; + main_ethernetsoc_sdram_slave_p3_rddata <= main_ethernetsoc_sdram_master_p3_rddata; + main_ethernetsoc_sdram_slave_p3_rddata_valid <= main_ethernetsoc_sdram_master_p3_rddata_valid; + end else begin + main_ethernetsoc_sdram_master_p0_address <= main_ethernetsoc_sdram_inti_p0_address; + main_ethernetsoc_sdram_master_p0_bank <= main_ethernetsoc_sdram_inti_p0_bank; + main_ethernetsoc_sdram_master_p0_cas_n <= main_ethernetsoc_sdram_inti_p0_cas_n; + main_ethernetsoc_sdram_master_p0_cs_n <= main_ethernetsoc_sdram_inti_p0_cs_n; + main_ethernetsoc_sdram_master_p0_ras_n <= main_ethernetsoc_sdram_inti_p0_ras_n; + main_ethernetsoc_sdram_master_p0_we_n <= main_ethernetsoc_sdram_inti_p0_we_n; + main_ethernetsoc_sdram_master_p0_cke <= main_ethernetsoc_sdram_inti_p0_cke; + main_ethernetsoc_sdram_master_p0_odt <= main_ethernetsoc_sdram_inti_p0_odt; + main_ethernetsoc_sdram_master_p0_reset_n <= main_ethernetsoc_sdram_inti_p0_reset_n; + main_ethernetsoc_sdram_master_p0_act_n <= main_ethernetsoc_sdram_inti_p0_act_n; + main_ethernetsoc_sdram_master_p0_wrdata <= main_ethernetsoc_sdram_inti_p0_wrdata; + main_ethernetsoc_sdram_master_p0_wrdata_en <= main_ethernetsoc_sdram_inti_p0_wrdata_en; + main_ethernetsoc_sdram_master_p0_wrdata_mask <= main_ethernetsoc_sdram_inti_p0_wrdata_mask; + main_ethernetsoc_sdram_master_p0_rddata_en <= main_ethernetsoc_sdram_inti_p0_rddata_en; + main_ethernetsoc_sdram_inti_p0_rddata <= main_ethernetsoc_sdram_master_p0_rddata; + main_ethernetsoc_sdram_inti_p0_rddata_valid <= main_ethernetsoc_sdram_master_p0_rddata_valid; + main_ethernetsoc_sdram_master_p1_address <= main_ethernetsoc_sdram_inti_p1_address; + main_ethernetsoc_sdram_master_p1_bank <= main_ethernetsoc_sdram_inti_p1_bank; + main_ethernetsoc_sdram_master_p1_cas_n <= main_ethernetsoc_sdram_inti_p1_cas_n; + main_ethernetsoc_sdram_master_p1_cs_n <= main_ethernetsoc_sdram_inti_p1_cs_n; + main_ethernetsoc_sdram_master_p1_ras_n <= main_ethernetsoc_sdram_inti_p1_ras_n; + main_ethernetsoc_sdram_master_p1_we_n <= main_ethernetsoc_sdram_inti_p1_we_n; + main_ethernetsoc_sdram_master_p1_cke <= main_ethernetsoc_sdram_inti_p1_cke; + main_ethernetsoc_sdram_master_p1_odt <= main_ethernetsoc_sdram_inti_p1_odt; + main_ethernetsoc_sdram_master_p1_reset_n <= main_ethernetsoc_sdram_inti_p1_reset_n; + main_ethernetsoc_sdram_master_p1_act_n <= main_ethernetsoc_sdram_inti_p1_act_n; + main_ethernetsoc_sdram_master_p1_wrdata <= main_ethernetsoc_sdram_inti_p1_wrdata; + main_ethernetsoc_sdram_master_p1_wrdata_en <= main_ethernetsoc_sdram_inti_p1_wrdata_en; + main_ethernetsoc_sdram_master_p1_wrdata_mask <= main_ethernetsoc_sdram_inti_p1_wrdata_mask; + main_ethernetsoc_sdram_master_p1_rddata_en <= main_ethernetsoc_sdram_inti_p1_rddata_en; + main_ethernetsoc_sdram_inti_p1_rddata <= main_ethernetsoc_sdram_master_p1_rddata; + main_ethernetsoc_sdram_inti_p1_rddata_valid <= main_ethernetsoc_sdram_master_p1_rddata_valid; + main_ethernetsoc_sdram_master_p2_address <= main_ethernetsoc_sdram_inti_p2_address; + main_ethernetsoc_sdram_master_p2_bank <= main_ethernetsoc_sdram_inti_p2_bank; + main_ethernetsoc_sdram_master_p2_cas_n <= main_ethernetsoc_sdram_inti_p2_cas_n; + main_ethernetsoc_sdram_master_p2_cs_n <= main_ethernetsoc_sdram_inti_p2_cs_n; + main_ethernetsoc_sdram_master_p2_ras_n <= main_ethernetsoc_sdram_inti_p2_ras_n; + main_ethernetsoc_sdram_master_p2_we_n <= main_ethernetsoc_sdram_inti_p2_we_n; + main_ethernetsoc_sdram_master_p2_cke <= main_ethernetsoc_sdram_inti_p2_cke; + main_ethernetsoc_sdram_master_p2_odt <= main_ethernetsoc_sdram_inti_p2_odt; + main_ethernetsoc_sdram_master_p2_reset_n <= main_ethernetsoc_sdram_inti_p2_reset_n; + main_ethernetsoc_sdram_master_p2_act_n <= main_ethernetsoc_sdram_inti_p2_act_n; + main_ethernetsoc_sdram_master_p2_wrdata <= main_ethernetsoc_sdram_inti_p2_wrdata; + main_ethernetsoc_sdram_master_p2_wrdata_en <= main_ethernetsoc_sdram_inti_p2_wrdata_en; + main_ethernetsoc_sdram_master_p2_wrdata_mask <= main_ethernetsoc_sdram_inti_p2_wrdata_mask; + main_ethernetsoc_sdram_master_p2_rddata_en <= main_ethernetsoc_sdram_inti_p2_rddata_en; + main_ethernetsoc_sdram_inti_p2_rddata <= main_ethernetsoc_sdram_master_p2_rddata; + main_ethernetsoc_sdram_inti_p2_rddata_valid <= main_ethernetsoc_sdram_master_p2_rddata_valid; + main_ethernetsoc_sdram_master_p3_address <= main_ethernetsoc_sdram_inti_p3_address; + main_ethernetsoc_sdram_master_p3_bank <= main_ethernetsoc_sdram_inti_p3_bank; + main_ethernetsoc_sdram_master_p3_cas_n <= main_ethernetsoc_sdram_inti_p3_cas_n; + main_ethernetsoc_sdram_master_p3_cs_n <= main_ethernetsoc_sdram_inti_p3_cs_n; + main_ethernetsoc_sdram_master_p3_ras_n <= main_ethernetsoc_sdram_inti_p3_ras_n; + main_ethernetsoc_sdram_master_p3_we_n <= main_ethernetsoc_sdram_inti_p3_we_n; + main_ethernetsoc_sdram_master_p3_cke <= main_ethernetsoc_sdram_inti_p3_cke; + main_ethernetsoc_sdram_master_p3_odt <= main_ethernetsoc_sdram_inti_p3_odt; + main_ethernetsoc_sdram_master_p3_reset_n <= main_ethernetsoc_sdram_inti_p3_reset_n; + main_ethernetsoc_sdram_master_p3_act_n <= main_ethernetsoc_sdram_inti_p3_act_n; + main_ethernetsoc_sdram_master_p3_wrdata <= main_ethernetsoc_sdram_inti_p3_wrdata; + main_ethernetsoc_sdram_master_p3_wrdata_en <= main_ethernetsoc_sdram_inti_p3_wrdata_en; + main_ethernetsoc_sdram_master_p3_wrdata_mask <= main_ethernetsoc_sdram_inti_p3_wrdata_mask; + main_ethernetsoc_sdram_master_p3_rddata_en <= main_ethernetsoc_sdram_inti_p3_rddata_en; + main_ethernetsoc_sdram_inti_p3_rddata <= main_ethernetsoc_sdram_master_p3_rddata; + main_ethernetsoc_sdram_inti_p3_rddata_valid <= main_ethernetsoc_sdram_master_p3_rddata_valid; + end +end +assign main_ethernetsoc_sdram_inti_p0_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p1_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p2_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p3_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p0_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p1_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p2_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p3_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p0_reset_n = main_ethernetsoc_sdram_storage[3]; +assign main_ethernetsoc_sdram_inti_p1_reset_n = main_ethernetsoc_sdram_storage[3]; +assign main_ethernetsoc_sdram_inti_p2_reset_n = main_ethernetsoc_sdram_storage[3]; +assign main_ethernetsoc_sdram_inti_p3_reset_n = main_ethernetsoc_sdram_storage[3]; +always @(*) begin + main_ethernetsoc_sdram_inti_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector0_command_issue_re) begin + main_ethernetsoc_sdram_inti_p0_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector0_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p0_we_n <= (~main_ethernetsoc_sdram_phaseinjector0_command_storage[1]); + main_ethernetsoc_sdram_inti_p0_cas_n <= (~main_ethernetsoc_sdram_phaseinjector0_command_storage[2]); + main_ethernetsoc_sdram_inti_p0_ras_n <= (~main_ethernetsoc_sdram_phaseinjector0_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p0_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p0_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p0_address = main_ethernetsoc_sdram_phaseinjector0_address_storage; +assign main_ethernetsoc_sdram_inti_p0_bank = main_ethernetsoc_sdram_phaseinjector0_baddress_storage; +assign main_ethernetsoc_sdram_inti_p0_wrdata_en = (main_ethernetsoc_sdram_phaseinjector0_command_issue_re & main_ethernetsoc_sdram_phaseinjector0_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p0_rddata_en = (main_ethernetsoc_sdram_phaseinjector0_command_issue_re & main_ethernetsoc_sdram_phaseinjector0_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p0_wrdata = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p0_wrdata_mask = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_inti_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector1_command_issue_re) begin + main_ethernetsoc_sdram_inti_p1_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector1_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p1_we_n <= (~main_ethernetsoc_sdram_phaseinjector1_command_storage[1]); + main_ethernetsoc_sdram_inti_p1_cas_n <= (~main_ethernetsoc_sdram_phaseinjector1_command_storage[2]); + main_ethernetsoc_sdram_inti_p1_ras_n <= (~main_ethernetsoc_sdram_phaseinjector1_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p1_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p1_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p1_address = main_ethernetsoc_sdram_phaseinjector1_address_storage; +assign main_ethernetsoc_sdram_inti_p1_bank = main_ethernetsoc_sdram_phaseinjector1_baddress_storage; +assign main_ethernetsoc_sdram_inti_p1_wrdata_en = (main_ethernetsoc_sdram_phaseinjector1_command_issue_re & main_ethernetsoc_sdram_phaseinjector1_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p1_rddata_en = (main_ethernetsoc_sdram_phaseinjector1_command_issue_re & main_ethernetsoc_sdram_phaseinjector1_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p1_wrdata = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p1_wrdata_mask = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_inti_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector2_command_issue_re) begin + main_ethernetsoc_sdram_inti_p2_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector2_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p2_we_n <= (~main_ethernetsoc_sdram_phaseinjector2_command_storage[1]); + main_ethernetsoc_sdram_inti_p2_cas_n <= (~main_ethernetsoc_sdram_phaseinjector2_command_storage[2]); + main_ethernetsoc_sdram_inti_p2_ras_n <= (~main_ethernetsoc_sdram_phaseinjector2_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p2_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p2_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p2_address = main_ethernetsoc_sdram_phaseinjector2_address_storage; +assign main_ethernetsoc_sdram_inti_p2_bank = main_ethernetsoc_sdram_phaseinjector2_baddress_storage; +assign main_ethernetsoc_sdram_inti_p2_wrdata_en = (main_ethernetsoc_sdram_phaseinjector2_command_issue_re & main_ethernetsoc_sdram_phaseinjector2_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p2_rddata_en = (main_ethernetsoc_sdram_phaseinjector2_command_issue_re & main_ethernetsoc_sdram_phaseinjector2_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p2_wrdata = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p2_wrdata_mask = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_inti_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector3_command_issue_re) begin + main_ethernetsoc_sdram_inti_p3_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector3_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p3_we_n <= (~main_ethernetsoc_sdram_phaseinjector3_command_storage[1]); + main_ethernetsoc_sdram_inti_p3_cas_n <= (~main_ethernetsoc_sdram_phaseinjector3_command_storage[2]); + main_ethernetsoc_sdram_inti_p3_ras_n <= (~main_ethernetsoc_sdram_phaseinjector3_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p3_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p3_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p3_address = main_ethernetsoc_sdram_phaseinjector3_address_storage; +assign main_ethernetsoc_sdram_inti_p3_bank = main_ethernetsoc_sdram_phaseinjector3_baddress_storage; +assign main_ethernetsoc_sdram_inti_p3_wrdata_en = (main_ethernetsoc_sdram_phaseinjector3_command_issue_re & main_ethernetsoc_sdram_phaseinjector3_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p3_rddata_en = (main_ethernetsoc_sdram_phaseinjector3_command_issue_re & main_ethernetsoc_sdram_phaseinjector3_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p3_wrdata = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p3_wrdata_mask = 1'd0; +assign main_ethernetsoc_sdram_bankmachine0_req_valid = main_ethernetsoc_sdram_interface_bank0_valid; +assign main_ethernetsoc_sdram_interface_bank0_ready = main_ethernetsoc_sdram_bankmachine0_req_ready; +assign main_ethernetsoc_sdram_bankmachine0_req_we = main_ethernetsoc_sdram_interface_bank0_we; +assign main_ethernetsoc_sdram_bankmachine0_req_addr = main_ethernetsoc_sdram_interface_bank0_addr; +assign main_ethernetsoc_sdram_interface_bank0_lock = main_ethernetsoc_sdram_bankmachine0_req_lock; +assign main_ethernetsoc_sdram_interface_bank0_wdata_ready = main_ethernetsoc_sdram_bankmachine0_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank0_rdata_valid = main_ethernetsoc_sdram_bankmachine0_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine1_req_valid = main_ethernetsoc_sdram_interface_bank1_valid; +assign main_ethernetsoc_sdram_interface_bank1_ready = main_ethernetsoc_sdram_bankmachine1_req_ready; +assign main_ethernetsoc_sdram_bankmachine1_req_we = main_ethernetsoc_sdram_interface_bank1_we; +assign main_ethernetsoc_sdram_bankmachine1_req_addr = main_ethernetsoc_sdram_interface_bank1_addr; +assign main_ethernetsoc_sdram_interface_bank1_lock = main_ethernetsoc_sdram_bankmachine1_req_lock; +assign main_ethernetsoc_sdram_interface_bank1_wdata_ready = main_ethernetsoc_sdram_bankmachine1_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank1_rdata_valid = main_ethernetsoc_sdram_bankmachine1_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine2_req_valid = main_ethernetsoc_sdram_interface_bank2_valid; +assign main_ethernetsoc_sdram_interface_bank2_ready = main_ethernetsoc_sdram_bankmachine2_req_ready; +assign main_ethernetsoc_sdram_bankmachine2_req_we = main_ethernetsoc_sdram_interface_bank2_we; +assign main_ethernetsoc_sdram_bankmachine2_req_addr = main_ethernetsoc_sdram_interface_bank2_addr; +assign main_ethernetsoc_sdram_interface_bank2_lock = main_ethernetsoc_sdram_bankmachine2_req_lock; +assign main_ethernetsoc_sdram_interface_bank2_wdata_ready = main_ethernetsoc_sdram_bankmachine2_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank2_rdata_valid = main_ethernetsoc_sdram_bankmachine2_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine3_req_valid = main_ethernetsoc_sdram_interface_bank3_valid; +assign main_ethernetsoc_sdram_interface_bank3_ready = main_ethernetsoc_sdram_bankmachine3_req_ready; +assign main_ethernetsoc_sdram_bankmachine3_req_we = main_ethernetsoc_sdram_interface_bank3_we; +assign main_ethernetsoc_sdram_bankmachine3_req_addr = main_ethernetsoc_sdram_interface_bank3_addr; +assign main_ethernetsoc_sdram_interface_bank3_lock = main_ethernetsoc_sdram_bankmachine3_req_lock; +assign main_ethernetsoc_sdram_interface_bank3_wdata_ready = main_ethernetsoc_sdram_bankmachine3_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank3_rdata_valid = main_ethernetsoc_sdram_bankmachine3_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine4_req_valid = main_ethernetsoc_sdram_interface_bank4_valid; +assign main_ethernetsoc_sdram_interface_bank4_ready = main_ethernetsoc_sdram_bankmachine4_req_ready; +assign main_ethernetsoc_sdram_bankmachine4_req_we = main_ethernetsoc_sdram_interface_bank4_we; +assign main_ethernetsoc_sdram_bankmachine4_req_addr = main_ethernetsoc_sdram_interface_bank4_addr; +assign main_ethernetsoc_sdram_interface_bank4_lock = main_ethernetsoc_sdram_bankmachine4_req_lock; +assign main_ethernetsoc_sdram_interface_bank4_wdata_ready = main_ethernetsoc_sdram_bankmachine4_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank4_rdata_valid = main_ethernetsoc_sdram_bankmachine4_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine5_req_valid = main_ethernetsoc_sdram_interface_bank5_valid; +assign main_ethernetsoc_sdram_interface_bank5_ready = main_ethernetsoc_sdram_bankmachine5_req_ready; +assign main_ethernetsoc_sdram_bankmachine5_req_we = main_ethernetsoc_sdram_interface_bank5_we; +assign main_ethernetsoc_sdram_bankmachine5_req_addr = main_ethernetsoc_sdram_interface_bank5_addr; +assign main_ethernetsoc_sdram_interface_bank5_lock = main_ethernetsoc_sdram_bankmachine5_req_lock; +assign main_ethernetsoc_sdram_interface_bank5_wdata_ready = main_ethernetsoc_sdram_bankmachine5_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank5_rdata_valid = main_ethernetsoc_sdram_bankmachine5_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine6_req_valid = main_ethernetsoc_sdram_interface_bank6_valid; +assign main_ethernetsoc_sdram_interface_bank6_ready = main_ethernetsoc_sdram_bankmachine6_req_ready; +assign main_ethernetsoc_sdram_bankmachine6_req_we = main_ethernetsoc_sdram_interface_bank6_we; +assign main_ethernetsoc_sdram_bankmachine6_req_addr = main_ethernetsoc_sdram_interface_bank6_addr; +assign main_ethernetsoc_sdram_interface_bank6_lock = main_ethernetsoc_sdram_bankmachine6_req_lock; +assign main_ethernetsoc_sdram_interface_bank6_wdata_ready = main_ethernetsoc_sdram_bankmachine6_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank6_rdata_valid = main_ethernetsoc_sdram_bankmachine6_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine7_req_valid = main_ethernetsoc_sdram_interface_bank7_valid; +assign main_ethernetsoc_sdram_interface_bank7_ready = main_ethernetsoc_sdram_bankmachine7_req_ready; +assign main_ethernetsoc_sdram_bankmachine7_req_we = main_ethernetsoc_sdram_interface_bank7_we; +assign main_ethernetsoc_sdram_bankmachine7_req_addr = main_ethernetsoc_sdram_interface_bank7_addr; +assign main_ethernetsoc_sdram_interface_bank7_lock = main_ethernetsoc_sdram_bankmachine7_req_lock; +assign main_ethernetsoc_sdram_interface_bank7_wdata_ready = main_ethernetsoc_sdram_bankmachine7_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank7_rdata_valid = main_ethernetsoc_sdram_bankmachine7_req_rdata_valid; +assign main_ethernetsoc_sdram_timer_reset = 2'sd2; +assign main_ethernetsoc_sdram_timer_wait = (~main_ethernetsoc_sdram_timer_done); +assign main_ethernetsoc_sdram_timer_done = (main_ethernetsoc_sdram_timer_count == 1'd0); +always @(*) begin + builder_refresher_next_state <= 2'd0; + main_ethernetsoc_sdram_generator_start <= 1'd0; + main_ethernetsoc_sdram_cmd_valid <= 1'd0; + main_ethernetsoc_sdram_cmd_last <= 1'd0; + builder_refresher_next_state <= builder_refresher_state; + case (builder_refresher_state) + 1'd1: begin + main_ethernetsoc_sdram_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_cmd_ready) begin + main_ethernetsoc_sdram_generator_start <= 1'd1; + builder_refresher_next_state <= 2'd2; + end + end + 2'd2: begin + if (main_ethernetsoc_sdram_generator_done) begin + main_ethernetsoc_sdram_cmd_last <= 1'd1; + builder_refresher_next_state <= 1'd0; + end else begin + main_ethernetsoc_sdram_cmd_valid <= 1'd1; + end + end + default: begin + if (main_ethernetsoc_sdram_timer_done) begin + builder_refresher_next_state <= 1'd1; + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine0_req_valid; +assign main_ethernetsoc_sdram_bankmachine0_req_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine0_req_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine0_req_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine0_req_wdata_ready | main_ethernetsoc_sdram_bankmachine0_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine0_req_lock = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine0_row_hit = (main_ethernetsoc_sdram_bankmachine0_row == main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine0_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine0_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine0_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_ready) & main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine0_trccon_valid = ((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_ready) & main_ethernetsoc_sdram_bankmachine0_row_open); +assign main_ethernetsoc_sdram_bankmachine0_trascon_valid = ((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_ready) & main_ethernetsoc_sdram_bankmachine0_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine0_auto_precharge <= (main_ethernetsoc_sdram_bankmachine0_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd0; + builder_bankmachine0_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_req_rdata_valid <= 1'd0; + builder_bankmachine0_next_state <= builder_bankmachine0_state; + case (builder_bankmachine0_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine0_twtpcon_ready & main_ethernetsoc_sdram_bankmachine0_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine0_cmd_ready) begin + builder_bankmachine0_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine0_twtpcon_ready & main_ethernetsoc_sdram_bankmachine0_trascon_ready)) begin + builder_bankmachine0_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine0_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine0_cmd_ready) begin + builder_bankmachine0_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine0_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine0_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine0_refresh_req)) begin + builder_bankmachine0_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine0_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine0_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine0_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine0_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine0_refresh_req) begin + builder_bankmachine0_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine0_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine0_row_hit) begin + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine0_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine0_cmd_ready; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine0_cmd_ready; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine0_cmd_ready & main_ethernetsoc_sdram_bankmachine0_auto_precharge)) begin + builder_bankmachine0_next_state <= 2'd2; + end + end else begin + builder_bankmachine0_next_state <= 1'd1; + end + end else begin + builder_bankmachine0_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine1_req_valid; +assign main_ethernetsoc_sdram_bankmachine1_req_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine1_req_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine1_req_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine1_req_wdata_ready | main_ethernetsoc_sdram_bankmachine1_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine1_req_lock = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine1_row_hit = (main_ethernetsoc_sdram_bankmachine1_row == main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba = 1'd1; +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine1_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_ready) & main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine1_trccon_valid = ((main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_ready) & main_ethernetsoc_sdram_bankmachine1_row_open); +assign main_ethernetsoc_sdram_bankmachine1_trascon_valid = ((main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_ready) & main_ethernetsoc_sdram_bankmachine1_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine1_auto_precharge <= (main_ethernetsoc_sdram_bankmachine1_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_req_rdata_valid <= 1'd0; + builder_bankmachine1_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0; + builder_bankmachine1_next_state <= builder_bankmachine1_state; + case (builder_bankmachine1_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine1_twtpcon_ready & main_ethernetsoc_sdram_bankmachine1_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine1_cmd_ready) begin + builder_bankmachine1_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine1_twtpcon_ready & main_ethernetsoc_sdram_bankmachine1_trascon_ready)) begin + builder_bankmachine1_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine1_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine1_cmd_ready) begin + builder_bankmachine1_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine1_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine1_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine1_refresh_req)) begin + builder_bankmachine1_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine1_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine1_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine1_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine1_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine1_refresh_req) begin + builder_bankmachine1_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine1_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine1_row_hit) begin + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine1_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine1_cmd_ready; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine1_cmd_ready; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine1_cmd_ready & main_ethernetsoc_sdram_bankmachine1_auto_precharge)) begin + builder_bankmachine1_next_state <= 2'd2; + end + end else begin + builder_bankmachine1_next_state <= 1'd1; + end + end else begin + builder_bankmachine1_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine2_req_valid; +assign main_ethernetsoc_sdram_bankmachine2_req_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine2_req_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine2_req_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine2_req_wdata_ready | main_ethernetsoc_sdram_bankmachine2_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine2_req_lock = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine2_row_hit = (main_ethernetsoc_sdram_bankmachine2_row == main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba = 2'd2; +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine2_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_ready) & main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine2_trccon_valid = ((main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_ready) & main_ethernetsoc_sdram_bankmachine2_row_open); +assign main_ethernetsoc_sdram_bankmachine2_trascon_valid = ((main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_ready) & main_ethernetsoc_sdram_bankmachine2_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine2_auto_precharge <= (main_ethernetsoc_sdram_bankmachine2_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_we <= 1'd0; + builder_bankmachine2_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd0; + builder_bankmachine2_next_state <= builder_bankmachine2_state; + case (builder_bankmachine2_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine2_twtpcon_ready & main_ethernetsoc_sdram_bankmachine2_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine2_cmd_ready) begin + builder_bankmachine2_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine2_twtpcon_ready & main_ethernetsoc_sdram_bankmachine2_trascon_ready)) begin + builder_bankmachine2_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine2_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine2_cmd_ready) begin + builder_bankmachine2_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine2_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine2_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine2_refresh_req)) begin + builder_bankmachine2_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine2_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine2_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine2_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine2_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine2_refresh_req) begin + builder_bankmachine2_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine2_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine2_row_hit) begin + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine2_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine2_cmd_ready; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine2_cmd_ready; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine2_cmd_ready & main_ethernetsoc_sdram_bankmachine2_auto_precharge)) begin + builder_bankmachine2_next_state <= 2'd2; + end + end else begin + builder_bankmachine2_next_state <= 1'd1; + end + end else begin + builder_bankmachine2_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine3_req_valid; +assign main_ethernetsoc_sdram_bankmachine3_req_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine3_req_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine3_req_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine3_req_wdata_ready | main_ethernetsoc_sdram_bankmachine3_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine3_req_lock = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine3_row_hit = (main_ethernetsoc_sdram_bankmachine3_row == main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba = 2'd3; +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine3_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine3_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine3_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_ready) & main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine3_trccon_valid = ((main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_ready) & main_ethernetsoc_sdram_bankmachine3_row_open); +assign main_ethernetsoc_sdram_bankmachine3_trascon_valid = ((main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_ready) & main_ethernetsoc_sdram_bankmachine3_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine3_auto_precharge <= (main_ethernetsoc_sdram_bankmachine3_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd0; + builder_bankmachine3_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0; + builder_bankmachine3_next_state <= builder_bankmachine3_state; + case (builder_bankmachine3_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine3_twtpcon_ready & main_ethernetsoc_sdram_bankmachine3_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine3_cmd_ready) begin + builder_bankmachine3_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine3_twtpcon_ready & main_ethernetsoc_sdram_bankmachine3_trascon_ready)) begin + builder_bankmachine3_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine3_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine3_cmd_ready) begin + builder_bankmachine3_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine3_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine3_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine3_refresh_req)) begin + builder_bankmachine3_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine3_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine3_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine3_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine3_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine3_refresh_req) begin + builder_bankmachine3_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine3_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine3_row_hit) begin + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine3_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine3_cmd_ready; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine3_cmd_ready; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine3_cmd_ready & main_ethernetsoc_sdram_bankmachine3_auto_precharge)) begin + builder_bankmachine3_next_state <= 2'd2; + end + end else begin + builder_bankmachine3_next_state <= 1'd1; + end + end else begin + builder_bankmachine3_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine4_req_valid; +assign main_ethernetsoc_sdram_bankmachine4_req_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine4_req_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine4_req_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine4_req_wdata_ready | main_ethernetsoc_sdram_bankmachine4_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine4_req_lock = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine4_row_hit = (main_ethernetsoc_sdram_bankmachine4_row == main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba = 3'd4; +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine4_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_ready) & main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine4_trccon_valid = ((main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_ready) & main_ethernetsoc_sdram_bankmachine4_row_open); +assign main_ethernetsoc_sdram_bankmachine4_trascon_valid = ((main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_ready) & main_ethernetsoc_sdram_bankmachine4_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine4_auto_precharge <= (main_ethernetsoc_sdram_bankmachine4_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_req_wdata_ready <= 1'd0; + builder_bankmachine4_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine4_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd0; + builder_bankmachine4_next_state <= builder_bankmachine4_state; + case (builder_bankmachine4_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine4_twtpcon_ready & main_ethernetsoc_sdram_bankmachine4_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine4_cmd_ready) begin + builder_bankmachine4_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine4_twtpcon_ready & main_ethernetsoc_sdram_bankmachine4_trascon_ready)) begin + builder_bankmachine4_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine4_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine4_cmd_ready) begin + builder_bankmachine4_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine4_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine4_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine4_refresh_req)) begin + builder_bankmachine4_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine4_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine4_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine4_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine4_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine4_refresh_req) begin + builder_bankmachine4_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine4_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine4_row_hit) begin + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine4_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine4_cmd_ready; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine4_cmd_ready; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine4_cmd_ready & main_ethernetsoc_sdram_bankmachine4_auto_precharge)) begin + builder_bankmachine4_next_state <= 2'd2; + end + end else begin + builder_bankmachine4_next_state <= 1'd1; + end + end else begin + builder_bankmachine4_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine5_req_valid; +assign main_ethernetsoc_sdram_bankmachine5_req_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine5_req_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine5_req_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine5_req_wdata_ready | main_ethernetsoc_sdram_bankmachine5_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine5_req_lock = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine5_row_hit = (main_ethernetsoc_sdram_bankmachine5_row == main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba = 3'd5; +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine5_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine5_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine5_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_ready) & main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine5_trccon_valid = ((main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_ready) & main_ethernetsoc_sdram_bankmachine5_row_open); +assign main_ethernetsoc_sdram_bankmachine5_trascon_valid = ((main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_ready) & main_ethernetsoc_sdram_bankmachine5_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine5_auto_precharge <= (main_ethernetsoc_sdram_bankmachine5_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd0; + builder_bankmachine5_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_refresh_gnt <= 1'd0; + builder_bankmachine5_next_state <= builder_bankmachine5_state; + case (builder_bankmachine5_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine5_twtpcon_ready & main_ethernetsoc_sdram_bankmachine5_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine5_cmd_ready) begin + builder_bankmachine5_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine5_twtpcon_ready & main_ethernetsoc_sdram_bankmachine5_trascon_ready)) begin + builder_bankmachine5_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine5_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine5_cmd_ready) begin + builder_bankmachine5_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine5_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine5_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine5_refresh_req)) begin + builder_bankmachine5_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine5_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine5_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine5_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine5_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine5_refresh_req) begin + builder_bankmachine5_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine5_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine5_row_hit) begin + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine5_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine5_cmd_ready; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine5_cmd_ready; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine5_cmd_ready & main_ethernetsoc_sdram_bankmachine5_auto_precharge)) begin + builder_bankmachine5_next_state <= 2'd2; + end + end else begin + builder_bankmachine5_next_state <= 1'd1; + end + end else begin + builder_bankmachine5_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine6_req_valid; +assign main_ethernetsoc_sdram_bankmachine6_req_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine6_req_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine6_req_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine6_req_wdata_ready | main_ethernetsoc_sdram_bankmachine6_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine6_req_lock = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine6_row_hit = (main_ethernetsoc_sdram_bankmachine6_row == main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba = 3'd6; +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine6_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine6_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine6_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_ready) & main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine6_trccon_valid = ((main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_ready) & main_ethernetsoc_sdram_bankmachine6_row_open); +assign main_ethernetsoc_sdram_bankmachine6_trascon_valid = ((main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_ready) & main_ethernetsoc_sdram_bankmachine6_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine6_auto_precharge <= (main_ethernetsoc_sdram_bankmachine6_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd0; + builder_bankmachine6_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0; + builder_bankmachine6_next_state <= builder_bankmachine6_state; + case (builder_bankmachine6_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine6_twtpcon_ready & main_ethernetsoc_sdram_bankmachine6_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine6_cmd_ready) begin + builder_bankmachine6_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine6_twtpcon_ready & main_ethernetsoc_sdram_bankmachine6_trascon_ready)) begin + builder_bankmachine6_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine6_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine6_cmd_ready) begin + builder_bankmachine6_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine6_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine6_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine6_refresh_req)) begin + builder_bankmachine6_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine6_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine6_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine6_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine6_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine6_refresh_req) begin + builder_bankmachine6_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine6_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine6_row_hit) begin + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine6_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine6_cmd_ready; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine6_cmd_ready; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine6_cmd_ready & main_ethernetsoc_sdram_bankmachine6_auto_precharge)) begin + builder_bankmachine6_next_state <= 2'd2; + end + end else begin + builder_bankmachine6_next_state <= 1'd1; + end + end else begin + builder_bankmachine6_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine7_req_valid; +assign main_ethernetsoc_sdram_bankmachine7_req_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine7_req_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine7_req_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine7_req_wdata_ready | main_ethernetsoc_sdram_bankmachine7_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine7_req_lock = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine7_row_hit = (main_ethernetsoc_sdram_bankmachine7_row == main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba = 3'd7; +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine7_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_ready) & main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine7_trccon_valid = ((main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_ready) & main_ethernetsoc_sdram_bankmachine7_row_open); +assign main_ethernetsoc_sdram_bankmachine7_trascon_valid = ((main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_ready) & main_ethernetsoc_sdram_bankmachine7_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine7_auto_precharge <= (main_ethernetsoc_sdram_bankmachine7_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row_open <= 1'd0; + builder_bankmachine7_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd0; + builder_bankmachine7_next_state <= builder_bankmachine7_state; + case (builder_bankmachine7_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine7_twtpcon_ready & main_ethernetsoc_sdram_bankmachine7_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine7_cmd_ready) begin + builder_bankmachine7_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine7_twtpcon_ready & main_ethernetsoc_sdram_bankmachine7_trascon_ready)) begin + builder_bankmachine7_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine7_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine7_cmd_ready) begin + builder_bankmachine7_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine7_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine7_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine7_refresh_req)) begin + builder_bankmachine7_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine7_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine7_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine7_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine7_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine7_refresh_req) begin + builder_bankmachine7_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine7_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine7_row_hit) begin + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine7_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine7_cmd_ready; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine7_cmd_ready; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine7_cmd_ready & main_ethernetsoc_sdram_bankmachine7_auto_precharge)) begin + builder_bankmachine7_next_state <= 2'd2; + end + end else begin + builder_bankmachine7_next_state <= 1'd1; + end + end else begin + builder_bankmachine7_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_trrdcon_valid = ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & ((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))); +assign main_ethernetsoc_sdram_tfawcon_valid = ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & ((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))); +assign main_ethernetsoc_sdram_ras_allowed = (main_ethernetsoc_sdram_trrdcon_ready & main_ethernetsoc_sdram_tfawcon_ready); +assign main_ethernetsoc_sdram_tccdcon_valid = ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_cmd_payload_is_write | main_ethernetsoc_sdram_choose_req_cmd_payload_is_read)); +assign main_ethernetsoc_sdram_cas_allowed = main_ethernetsoc_sdram_tccdcon_ready; +assign main_ethernetsoc_sdram_twtrcon_valid = ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); +assign main_ethernetsoc_sdram_read_available = ((((((((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read) | (main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read)); +assign main_ethernetsoc_sdram_write_available = ((((((((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write) | (main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write)); +assign main_ethernetsoc_sdram_max_time0 = (main_ethernetsoc_sdram_time0 == 1'd0); +assign main_ethernetsoc_sdram_max_time1 = (main_ethernetsoc_sdram_time1 == 1'd0); +assign main_ethernetsoc_sdram_bankmachine0_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine1_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine2_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine3_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine4_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine5_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine6_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine7_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_go_to_refresh = (((((((main_ethernetsoc_sdram_bankmachine0_refresh_gnt & main_ethernetsoc_sdram_bankmachine1_refresh_gnt) & main_ethernetsoc_sdram_bankmachine2_refresh_gnt) & main_ethernetsoc_sdram_bankmachine3_refresh_gnt) & main_ethernetsoc_sdram_bankmachine4_refresh_gnt) & main_ethernetsoc_sdram_bankmachine5_refresh_gnt) & main_ethernetsoc_sdram_bankmachine6_refresh_gnt) & main_ethernetsoc_sdram_bankmachine7_refresh_gnt); +assign main_ethernetsoc_sdram_interface_rdata = {main_ethernetsoc_sdram_dfi_p3_rddata, main_ethernetsoc_sdram_dfi_p2_rddata, main_ethernetsoc_sdram_dfi_p1_rddata, main_ethernetsoc_sdram_dfi_p0_rddata}; +assign {main_ethernetsoc_sdram_dfi_p3_wrdata, main_ethernetsoc_sdram_dfi_p2_wrdata, main_ethernetsoc_sdram_dfi_p1_wrdata, main_ethernetsoc_sdram_dfi_p0_wrdata} = main_ethernetsoc_sdram_interface_wdata; +assign {main_ethernetsoc_sdram_dfi_p3_wrdata_mask, main_ethernetsoc_sdram_dfi_p2_wrdata_mask, main_ethernetsoc_sdram_dfi_p1_wrdata_mask, main_ethernetsoc_sdram_dfi_p0_wrdata_mask} = (~main_ethernetsoc_sdram_interface_wdata_we); +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_valids <= 8'd0; + main_ethernetsoc_sdram_choose_cmd_valids[0] <= (main_ethernetsoc_sdram_bankmachine0_cmd_valid & (((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[1] <= (main_ethernetsoc_sdram_bankmachine1_cmd_valid & (((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[2] <= (main_ethernetsoc_sdram_bankmachine2_cmd_valid & (((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[3] <= (main_ethernetsoc_sdram_bankmachine3_cmd_valid & (((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[4] <= (main_ethernetsoc_sdram_bankmachine4_cmd_valid & (((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[5] <= (main_ethernetsoc_sdram_bankmachine5_cmd_valid & (((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[6] <= (main_ethernetsoc_sdram_bankmachine6_cmd_valid & (((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[7] <= (main_ethernetsoc_sdram_bankmachine7_cmd_valid & (((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); +end +assign main_ethernetsoc_sdram_choose_cmd_request = main_ethernetsoc_sdram_choose_cmd_valids; +assign main_ethernetsoc_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed0; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed1; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed2; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed3; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed4; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed5; +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0; + if (main_ethernetsoc_sdram_choose_cmd_cmd_valid) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0; + if (main_ethernetsoc_sdram_choose_cmd_cmd_valid) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_we <= 1'd0; + if (main_ethernetsoc_sdram_choose_cmd_cmd_valid) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2; + end +end +assign main_ethernetsoc_sdram_choose_cmd_ce = (main_ethernetsoc_sdram_choose_cmd_cmd_ready | (~main_ethernetsoc_sdram_choose_cmd_cmd_valid)); +always @(*) begin + main_ethernetsoc_sdram_choose_req_valids <= 8'd0; + main_ethernetsoc_sdram_choose_req_valids[0] <= (main_ethernetsoc_sdram_bankmachine0_cmd_valid & (((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[1] <= (main_ethernetsoc_sdram_bankmachine1_cmd_valid & (((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[2] <= (main_ethernetsoc_sdram_bankmachine2_cmd_valid & (((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[3] <= (main_ethernetsoc_sdram_bankmachine3_cmd_valid & (((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[4] <= (main_ethernetsoc_sdram_bankmachine4_cmd_valid & (((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[5] <= (main_ethernetsoc_sdram_bankmachine5_cmd_valid & (((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[6] <= (main_ethernetsoc_sdram_bankmachine6_cmd_valid & (((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[7] <= (main_ethernetsoc_sdram_bankmachine7_cmd_valid & (((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); +end +assign main_ethernetsoc_sdram_choose_req_request = main_ethernetsoc_sdram_choose_req_valids; +assign main_ethernetsoc_sdram_choose_req_cmd_valid = builder_rhs_array_muxed6; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed7; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed8; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed9; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed10; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed11; +always @(*) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_cas <= 1'd0; + if (main_ethernetsoc_sdram_choose_req_cmd_valid) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_ras <= 1'd0; + if (main_ethernetsoc_sdram_choose_req_cmd_valid) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_we <= 1'd0; + if (main_ethernetsoc_sdram_choose_req_cmd_valid) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 1'd0))) begin + main_ethernetsoc_sdram_bankmachine0_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 1'd0))) begin + main_ethernetsoc_sdram_bankmachine0_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 1'd1))) begin + main_ethernetsoc_sdram_bankmachine1_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 1'd1))) begin + main_ethernetsoc_sdram_bankmachine1_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 2'd2))) begin + main_ethernetsoc_sdram_bankmachine2_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 2'd2))) begin + main_ethernetsoc_sdram_bankmachine2_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 2'd3))) begin + main_ethernetsoc_sdram_bankmachine3_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 2'd3))) begin + main_ethernetsoc_sdram_bankmachine3_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd4))) begin + main_ethernetsoc_sdram_bankmachine4_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd4))) begin + main_ethernetsoc_sdram_bankmachine4_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd5))) begin + main_ethernetsoc_sdram_bankmachine5_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd5))) begin + main_ethernetsoc_sdram_bankmachine5_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd6))) begin + main_ethernetsoc_sdram_bankmachine6_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd6))) begin + main_ethernetsoc_sdram_bankmachine6_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd7))) begin + main_ethernetsoc_sdram_bankmachine7_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd7))) begin + main_ethernetsoc_sdram_bankmachine7_cmd_ready <= 1'd1; + end +end +assign main_ethernetsoc_sdram_choose_req_ce = (main_ethernetsoc_sdram_choose_req_cmd_ready | (~main_ethernetsoc_sdram_choose_req_cmd_valid)); +assign main_ethernetsoc_sdram_dfi_p0_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p0_cke = {1{main_ethernetsoc_sdram_steerer0}}; +assign main_ethernetsoc_sdram_dfi_p0_odt = {1{main_ethernetsoc_sdram_steerer1}}; +assign main_ethernetsoc_sdram_dfi_p1_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p1_cke = {1{main_ethernetsoc_sdram_steerer2}}; +assign main_ethernetsoc_sdram_dfi_p1_odt = {1{main_ethernetsoc_sdram_steerer3}}; +assign main_ethernetsoc_sdram_dfi_p2_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p2_cke = {1{main_ethernetsoc_sdram_steerer4}}; +assign main_ethernetsoc_sdram_dfi_p2_odt = {1{main_ethernetsoc_sdram_steerer5}}; +assign main_ethernetsoc_sdram_dfi_p3_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p3_cke = {1{main_ethernetsoc_sdram_steerer6}}; +assign main_ethernetsoc_sdram_dfi_p3_odt = {1{main_ethernetsoc_sdram_steerer7}}; +assign main_ethernetsoc_sdram_tfawcon_count = ((((main_ethernetsoc_sdram_tfawcon_window[0] + main_ethernetsoc_sdram_tfawcon_window[1]) + main_ethernetsoc_sdram_tfawcon_window[2]) + main_ethernetsoc_sdram_tfawcon_window[3]) + main_ethernetsoc_sdram_tfawcon_window[4]); +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_ready <= 1'd0; + main_ethernetsoc_sdram_choose_req_want_reads <= 1'd0; + main_ethernetsoc_sdram_choose_req_want_writes <= 1'd0; + main_ethernetsoc_sdram_cmd_ready <= 1'd0; + main_ethernetsoc_sdram_choose_req_cmd_ready <= 1'd0; + builder_multiplexer_next_state <= 4'd0; + main_ethernetsoc_sdram_en1 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel3 <= 2'd0; + main_ethernetsoc_sdram_steerer_sel0 <= 2'd0; + main_ethernetsoc_sdram_steerer_sel1 <= 2'd0; + main_ethernetsoc_sdram_steerer_sel2 <= 2'd0; + main_ethernetsoc_sdram_choose_cmd_want_activates <= 1'd0; + main_ethernetsoc_sdram_en0 <= 1'd0; + builder_multiplexer_next_state <= builder_multiplexer_state; + case (builder_multiplexer_state) + 1'd1: begin + main_ethernetsoc_sdram_en1 <= 1'd1; + main_ethernetsoc_sdram_choose_req_want_writes <= 1'd1; + if (1'd0) begin + main_ethernetsoc_sdram_choose_req_cmd_ready <= (main_ethernetsoc_sdram_cas_allowed & ((~((main_ethernetsoc_sdram_choose_req_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_req_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_req_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed)); + end else begin + main_ethernetsoc_sdram_choose_cmd_want_activates <= main_ethernetsoc_sdram_ras_allowed; + main_ethernetsoc_sdram_choose_cmd_cmd_ready <= ((~((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed); + main_ethernetsoc_sdram_choose_req_cmd_ready <= main_ethernetsoc_sdram_cas_allowed; + end + main_ethernetsoc_sdram_steerer_sel0 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel1 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel2 <= 1'd1; + main_ethernetsoc_sdram_steerer_sel3 <= 2'd2; + if (main_ethernetsoc_sdram_read_available) begin + if (((~main_ethernetsoc_sdram_write_available) | main_ethernetsoc_sdram_max_time1)) begin + builder_multiplexer_next_state <= 2'd3; + end + end + if (main_ethernetsoc_sdram_go_to_refresh) begin + builder_multiplexer_next_state <= 2'd2; + end + end + 2'd2: begin + main_ethernetsoc_sdram_steerer_sel0 <= 2'd3; + main_ethernetsoc_sdram_cmd_ready <= 1'd1; + if (main_ethernetsoc_sdram_cmd_last) begin + builder_multiplexer_next_state <= 1'd0; + end + end + 2'd3: begin + if (main_ethernetsoc_sdram_twtrcon_ready) begin + builder_multiplexer_next_state <= 1'd0; + end + end + 3'd4: begin + builder_multiplexer_next_state <= 3'd5; + end + 3'd5: begin + builder_multiplexer_next_state <= 3'd6; + end + 3'd6: begin + builder_multiplexer_next_state <= 3'd7; + end + 3'd7: begin + builder_multiplexer_next_state <= 4'd8; + end + 4'd8: begin + builder_multiplexer_next_state <= 4'd9; + end + 4'd9: begin + builder_multiplexer_next_state <= 4'd10; + end + 4'd10: begin + builder_multiplexer_next_state <= 4'd11; + end + 4'd11: begin + builder_multiplexer_next_state <= 1'd1; + end + default: begin + main_ethernetsoc_sdram_en0 <= 1'd1; + main_ethernetsoc_sdram_choose_req_want_reads <= 1'd1; + if (1'd0) begin + main_ethernetsoc_sdram_choose_req_cmd_ready <= (main_ethernetsoc_sdram_cas_allowed & ((~((main_ethernetsoc_sdram_choose_req_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_req_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_req_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed)); + end else begin + main_ethernetsoc_sdram_choose_cmd_want_activates <= main_ethernetsoc_sdram_ras_allowed; + main_ethernetsoc_sdram_choose_cmd_cmd_ready <= ((~((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed); + main_ethernetsoc_sdram_choose_req_cmd_ready <= main_ethernetsoc_sdram_cas_allowed; + end + main_ethernetsoc_sdram_steerer_sel0 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel1 <= 1'd1; + main_ethernetsoc_sdram_steerer_sel2 <= 2'd2; + main_ethernetsoc_sdram_steerer_sel3 <= 1'd0; + if (main_ethernetsoc_sdram_write_available) begin + if (((~main_ethernetsoc_sdram_read_available) | main_ethernetsoc_sdram_max_time0)) begin + builder_multiplexer_next_state <= 3'd4; + end + end + if (main_ethernetsoc_sdram_go_to_refresh) begin + builder_multiplexer_next_state <= 2'd2; + end + end + endcase +end +assign builder_roundrobin0_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin0_ce = ((~main_ethernetsoc_sdram_interface_bank0_valid) & (~main_ethernetsoc_sdram_interface_bank0_lock)); +assign main_ethernetsoc_sdram_interface_bank0_addr = builder_rhs_array_muxed12; +assign main_ethernetsoc_sdram_interface_bank0_we = builder_rhs_array_muxed13; +assign main_ethernetsoc_sdram_interface_bank0_valid = builder_rhs_array_muxed14; +assign builder_roundrobin1_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin1_ce = ((~main_ethernetsoc_sdram_interface_bank1_valid) & (~main_ethernetsoc_sdram_interface_bank1_lock)); +assign main_ethernetsoc_sdram_interface_bank1_addr = builder_rhs_array_muxed15; +assign main_ethernetsoc_sdram_interface_bank1_we = builder_rhs_array_muxed16; +assign main_ethernetsoc_sdram_interface_bank1_valid = builder_rhs_array_muxed17; +assign builder_roundrobin2_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin2_ce = ((~main_ethernetsoc_sdram_interface_bank2_valid) & (~main_ethernetsoc_sdram_interface_bank2_lock)); +assign main_ethernetsoc_sdram_interface_bank2_addr = builder_rhs_array_muxed18; +assign main_ethernetsoc_sdram_interface_bank2_we = builder_rhs_array_muxed19; +assign main_ethernetsoc_sdram_interface_bank2_valid = builder_rhs_array_muxed20; +assign builder_roundrobin3_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin3_ce = ((~main_ethernetsoc_sdram_interface_bank3_valid) & (~main_ethernetsoc_sdram_interface_bank3_lock)); +assign main_ethernetsoc_sdram_interface_bank3_addr = builder_rhs_array_muxed21; +assign main_ethernetsoc_sdram_interface_bank3_we = builder_rhs_array_muxed22; +assign main_ethernetsoc_sdram_interface_bank3_valid = builder_rhs_array_muxed23; +assign builder_roundrobin4_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin4_ce = ((~main_ethernetsoc_sdram_interface_bank4_valid) & (~main_ethernetsoc_sdram_interface_bank4_lock)); +assign main_ethernetsoc_sdram_interface_bank4_addr = builder_rhs_array_muxed24; +assign main_ethernetsoc_sdram_interface_bank4_we = builder_rhs_array_muxed25; +assign main_ethernetsoc_sdram_interface_bank4_valid = builder_rhs_array_muxed26; +assign builder_roundrobin5_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin5_ce = ((~main_ethernetsoc_sdram_interface_bank5_valid) & (~main_ethernetsoc_sdram_interface_bank5_lock)); +assign main_ethernetsoc_sdram_interface_bank5_addr = builder_rhs_array_muxed27; +assign main_ethernetsoc_sdram_interface_bank5_we = builder_rhs_array_muxed28; +assign main_ethernetsoc_sdram_interface_bank5_valid = builder_rhs_array_muxed29; +assign builder_roundrobin6_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin6_ce = ((~main_ethernetsoc_sdram_interface_bank6_valid) & (~main_ethernetsoc_sdram_interface_bank6_lock)); +assign main_ethernetsoc_sdram_interface_bank6_addr = builder_rhs_array_muxed30; +assign main_ethernetsoc_sdram_interface_bank6_we = builder_rhs_array_muxed31; +assign main_ethernetsoc_sdram_interface_bank6_valid = builder_rhs_array_muxed32; +assign builder_roundrobin7_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin7_ce = ((~main_ethernetsoc_sdram_interface_bank7_valid) & (~main_ethernetsoc_sdram_interface_bank7_lock)); +assign main_ethernetsoc_sdram_interface_bank7_addr = builder_rhs_array_muxed33; +assign main_ethernetsoc_sdram_interface_bank7_we = builder_rhs_array_muxed34; +assign main_ethernetsoc_sdram_interface_bank7_valid = builder_rhs_array_muxed35; +assign main_ethernetsoc_port_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank7_ready)); +assign main_ethernetsoc_port_wdata_ready = builder_new_master_wdata_ready2; +assign main_ethernetsoc_port_rdata_valid = builder_new_master_rdata_valid9; +always @(*) begin + main_ethernetsoc_sdram_interface_wdata <= 128'd0; + main_ethernetsoc_sdram_interface_wdata_we <= 16'd0; + case ({builder_new_master_wdata_ready2}) + 1'd1: begin + main_ethernetsoc_sdram_interface_wdata <= main_ethernetsoc_port_wdata_payload_data; + main_ethernetsoc_sdram_interface_wdata_we <= main_ethernetsoc_port_wdata_payload_we; + end + default: begin + main_ethernetsoc_sdram_interface_wdata <= 1'd0; + main_ethernetsoc_sdram_interface_wdata_we <= 1'd0; + end + endcase +end +assign main_ethernetsoc_port_rdata_payload_data = main_ethernetsoc_sdram_interface_rdata; +assign builder_roundrobin0_grant = 1'd0; +assign builder_roundrobin1_grant = 1'd0; +assign builder_roundrobin2_grant = 1'd0; +assign builder_roundrobin3_grant = 1'd0; +assign builder_roundrobin4_grant = 1'd0; +assign builder_roundrobin5_grant = 1'd0; +assign builder_roundrobin6_grant = 1'd0; +assign builder_roundrobin7_grant = 1'd0; +assign main_ethernetsoc_data_port_adr = main_ethernetsoc_interface0_wb_sdram_adr[10:2]; +always @(*) begin + main_ethernetsoc_data_port_we <= 16'd0; + main_ethernetsoc_data_port_dat_w <= 128'd0; + if (main_ethernetsoc_write_from_slave) begin + main_ethernetsoc_data_port_dat_w <= main_ethernetsoc_dat_r; + main_ethernetsoc_data_port_we <= {16{1'd1}}; + end else begin + main_ethernetsoc_data_port_dat_w <= {4{main_ethernetsoc_interface0_wb_sdram_dat_w}}; + if ((((main_ethernetsoc_interface0_wb_sdram_cyc & main_ethernetsoc_interface0_wb_sdram_stb) & main_ethernetsoc_interface0_wb_sdram_we) & main_ethernetsoc_interface0_wb_sdram_ack)) begin + main_ethernetsoc_data_port_we <= {({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 1'd0)}} & main_ethernetsoc_interface0_wb_sdram_sel), ({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 1'd1)}} & main_ethernetsoc_interface0_wb_sdram_sel), ({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 2'd2)}} & main_ethernetsoc_interface0_wb_sdram_sel), ({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 2'd3)}} & main_ethernetsoc_interface0_wb_sdram_sel)}; + end + end +end +assign main_ethernetsoc_dat_w = main_ethernetsoc_data_port_dat_r; +assign main_ethernetsoc_sel = 16'd65535; +always @(*) begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= 32'd0; + case (main_ethernetsoc_adr_offset_r) + 1'd0: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[127:96]; + end + 1'd1: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[95:64]; + end + 2'd2: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[63:32]; + end + default: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[31:0]; + end + endcase +end +assign {main_ethernetsoc_tag_do_dirty, main_ethernetsoc_tag_do_tag} = main_ethernetsoc_tag_port_dat_r; +assign main_ethernetsoc_tag_port_dat_w = {main_ethernetsoc_tag_di_dirty, main_ethernetsoc_tag_di_tag}; +assign main_ethernetsoc_tag_port_adr = main_ethernetsoc_interface0_wb_sdram_adr[10:2]; +assign main_ethernetsoc_tag_di_tag = main_ethernetsoc_interface0_wb_sdram_adr[29:11]; +assign main_ethernetsoc_adr = {main_ethernetsoc_tag_do_tag, main_ethernetsoc_interface0_wb_sdram_adr[10:2]}; +always @(*) begin + main_ethernetsoc_tag_port_we <= 1'd0; + main_ethernetsoc_we <= 1'd0; + main_ethernetsoc_tag_di_dirty <= 1'd0; + main_ethernetsoc_word_clr <= 1'd0; + main_ethernetsoc_word_inc <= 1'd0; + main_ethernetsoc_interface0_wb_sdram_ack <= 1'd0; + builder_fullmemorywe_next_state <= 3'd0; + main_ethernetsoc_write_from_slave <= 1'd0; + main_ethernetsoc_cyc <= 1'd0; + main_ethernetsoc_stb <= 1'd0; + builder_fullmemorywe_next_state <= builder_fullmemorywe_state; + case (builder_fullmemorywe_state) + 1'd1: begin + main_ethernetsoc_word_clr <= 1'd1; + if ((main_ethernetsoc_tag_do_tag == main_ethernetsoc_interface0_wb_sdram_adr[29:11])) begin + main_ethernetsoc_interface0_wb_sdram_ack <= 1'd1; + if (main_ethernetsoc_interface0_wb_sdram_we) begin + main_ethernetsoc_tag_di_dirty <= 1'd1; + main_ethernetsoc_tag_port_we <= 1'd1; + end + builder_fullmemorywe_next_state <= 1'd0; + end else begin + if (main_ethernetsoc_tag_do_dirty) begin + builder_fullmemorywe_next_state <= 2'd2; + end else begin + builder_fullmemorywe_next_state <= 2'd3; + end + end + end + 2'd2: begin + main_ethernetsoc_stb <= 1'd1; + main_ethernetsoc_cyc <= 1'd1; + main_ethernetsoc_we <= 1'd1; + if (main_ethernetsoc_ack) begin + main_ethernetsoc_word_inc <= 1'd1; + if (1'd1) begin + builder_fullmemorywe_next_state <= 2'd3; + end + end + end + 2'd3: begin + main_ethernetsoc_tag_port_we <= 1'd1; + main_ethernetsoc_word_clr <= 1'd1; + builder_fullmemorywe_next_state <= 3'd4; + end + 3'd4: begin + main_ethernetsoc_stb <= 1'd1; + main_ethernetsoc_cyc <= 1'd1; + main_ethernetsoc_we <= 1'd0; + if (main_ethernetsoc_ack) begin + main_ethernetsoc_write_from_slave <= 1'd1; + main_ethernetsoc_word_inc <= 1'd1; + if (1'd1) begin + builder_fullmemorywe_next_state <= 1'd1; + end else begin + builder_fullmemorywe_next_state <= 3'd4; + end + end + end + default: begin + if ((main_ethernetsoc_interface0_wb_sdram_cyc & main_ethernetsoc_interface0_wb_sdram_stb)) begin + builder_fullmemorywe_next_state <= 1'd1; + end + end + endcase +end +always @(*) begin + main_ethernetsoc_ack <= 1'd0; + main_ethernetsoc_port_wdata_payload_data <= 128'd0; + main_ethernetsoc_port_wdata_payload_we <= 16'd0; + main_ethernetsoc_port_rdata_ready <= 1'd0; + builder_litedramwishbone2native_next_state <= 2'd0; + main_ethernetsoc_port_cmd_valid <= 1'd0; + main_ethernetsoc_dat_r <= 128'd0; + main_ethernetsoc_port_cmd_payload_we <= 1'd0; + main_ethernetsoc_port_cmd_payload_addr <= 24'd0; + main_ethernetsoc_port_wdata_valid <= 1'd0; + builder_litedramwishbone2native_next_state <= builder_litedramwishbone2native_state; + case (builder_litedramwishbone2native_state) + 1'd1: begin + main_ethernetsoc_port_cmd_valid <= 1'd1; + main_ethernetsoc_port_cmd_payload_addr <= main_ethernetsoc_adr; + main_ethernetsoc_port_cmd_payload_we <= main_ethernetsoc_we; + if (main_ethernetsoc_port_cmd_ready) begin + if (main_ethernetsoc_we) begin + builder_litedramwishbone2native_next_state <= 2'd2; + end else begin + builder_litedramwishbone2native_next_state <= 2'd3; + end + end + end + 2'd2: begin + main_ethernetsoc_port_wdata_valid <= 1'd1; + main_ethernetsoc_port_wdata_payload_we <= main_ethernetsoc_sel; + main_ethernetsoc_port_wdata_payload_data <= main_ethernetsoc_dat_w; + if (main_ethernetsoc_port_wdata_ready) begin + main_ethernetsoc_ack <= 1'd1; + builder_litedramwishbone2native_next_state <= 1'd0; + end + end + 2'd3: begin + main_ethernetsoc_port_rdata_ready <= 1'd1; + if (main_ethernetsoc_port_rdata_valid) begin + main_ethernetsoc_dat_r <= main_ethernetsoc_port_rdata_payload_data; + main_ethernetsoc_ack <= 1'd1; + builder_litedramwishbone2native_next_state <= 1'd0; + end + end + default: begin + if ((main_ethernetsoc_cyc & main_ethernetsoc_stb)) begin + builder_litedramwishbone2native_next_state <= 1'd1; + end + end + endcase +end +assign eth_rx_clk = eth_clocks_rx; +assign eth_tx_clk = eth_clocks_tx; +assign main_ethphy_reset0 = (main_ethphy_reset_storage | main_ethphy_reset1); +assign eth_rst_n = (~main_ethphy_reset0); +assign main_ethphy_counter_done = (main_ethphy_counter == 9'd256); +assign main_ethphy_counter_ce = (~main_ethphy_counter_done); +assign main_ethphy_reset1 = (~main_ethphy_counter_done); +assign main_ethphy_liteethphymiitx_converter_sink_valid = main_ethphy_liteethphymiitx_sink_sink_valid; +assign main_ethphy_liteethphymiitx_converter_sink_payload_data = main_ethphy_liteethphymiitx_sink_sink_payload_data; +assign main_ethphy_liteethphymiitx_sink_sink_ready = main_ethphy_liteethphymiitx_converter_sink_ready; +assign main_ethphy_liteethphymiitx_converter_source_ready = 1'd1; +assign main_ethphy_liteethphymiitx_converter_converter_sink_valid = main_ethphy_liteethphymiitx_converter_sink_valid; +assign main_ethphy_liteethphymiitx_converter_converter_sink_first = main_ethphy_liteethphymiitx_converter_sink_first; +assign main_ethphy_liteethphymiitx_converter_converter_sink_last = main_ethphy_liteethphymiitx_converter_sink_last; +assign main_ethphy_liteethphymiitx_converter_sink_ready = main_ethphy_liteethphymiitx_converter_converter_sink_ready; +always @(*) begin + main_ethphy_liteethphymiitx_converter_converter_sink_payload_data <= 8'd0; + main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[3:0] <= main_ethphy_liteethphymiitx_converter_sink_payload_data[3:0]; + main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[7:4] <= main_ethphy_liteethphymiitx_converter_sink_payload_data[7:4]; +end +assign main_ethphy_liteethphymiitx_converter_source_valid = main_ethphy_liteethphymiitx_converter_source_source_valid; +assign main_ethphy_liteethphymiitx_converter_source_first = main_ethphy_liteethphymiitx_converter_source_source_first; +assign main_ethphy_liteethphymiitx_converter_source_last = main_ethphy_liteethphymiitx_converter_source_source_last; +assign main_ethphy_liteethphymiitx_converter_source_source_ready = main_ethphy_liteethphymiitx_converter_source_ready; +assign {main_ethphy_liteethphymiitx_converter_source_payload_data} = main_ethphy_liteethphymiitx_converter_source_source_payload_data; +assign main_ethphy_liteethphymiitx_converter_source_source_valid = main_ethphy_liteethphymiitx_converter_converter_source_valid; +assign main_ethphy_liteethphymiitx_converter_converter_source_ready = main_ethphy_liteethphymiitx_converter_source_source_ready; +assign main_ethphy_liteethphymiitx_converter_source_source_first = main_ethphy_liteethphymiitx_converter_converter_source_first; +assign main_ethphy_liteethphymiitx_converter_source_source_last = main_ethphy_liteethphymiitx_converter_converter_source_last; +assign main_ethphy_liteethphymiitx_converter_source_source_payload_data = main_ethphy_liteethphymiitx_converter_converter_source_payload_data; +assign main_ethphy_liteethphymiitx_converter_converter_first = (main_ethphy_liteethphymiitx_converter_converter_mux == 1'd0); +assign main_ethphy_liteethphymiitx_converter_converter_last = (main_ethphy_liteethphymiitx_converter_converter_mux == 1'd1); +assign main_ethphy_liteethphymiitx_converter_converter_source_valid = main_ethphy_liteethphymiitx_converter_converter_sink_valid; +assign main_ethphy_liteethphymiitx_converter_converter_source_first = (main_ethphy_liteethphymiitx_converter_converter_sink_first & main_ethphy_liteethphymiitx_converter_converter_first); +assign main_ethphy_liteethphymiitx_converter_converter_source_last = (main_ethphy_liteethphymiitx_converter_converter_sink_last & main_ethphy_liteethphymiitx_converter_converter_last); +assign main_ethphy_liteethphymiitx_converter_converter_sink_ready = (main_ethphy_liteethphymiitx_converter_converter_last & main_ethphy_liteethphymiitx_converter_converter_source_ready); +always @(*) begin + main_ethphy_liteethphymiitx_converter_converter_source_payload_data <= 4'd0; + case (main_ethphy_liteethphymiitx_converter_converter_mux) + 1'd0: begin + main_ethphy_liteethphymiitx_converter_converter_source_payload_data <= main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[3:0]; + end + default: begin + main_ethphy_liteethphymiitx_converter_converter_source_payload_data <= main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[7:4]; + end + endcase +end +assign main_ethphy_liteethphymiitx_converter_converter_source_payload_valid_token_count = main_ethphy_liteethphymiitx_converter_converter_last; +assign main_ethphy_liteethphymiirx_converter_sink_last = (~eth_rx_dv); +assign main_ethphy_liteethphymiirx_source_source_valid = main_ethphy_liteethphymiirx_converter_source_valid; +assign main_ethphy_liteethphymiirx_converter_source_ready = main_ethphy_liteethphymiirx_source_source_ready; +assign main_ethphy_liteethphymiirx_source_source_first = main_ethphy_liteethphymiirx_converter_source_first; +assign main_ethphy_liteethphymiirx_source_source_last = main_ethphy_liteethphymiirx_converter_source_last; +assign main_ethphy_liteethphymiirx_source_source_payload_data = main_ethphy_liteethphymiirx_converter_source_payload_data; +assign main_ethphy_liteethphymiirx_converter_converter_sink_valid = main_ethphy_liteethphymiirx_converter_sink_valid; +assign main_ethphy_liteethphymiirx_converter_converter_sink_first = main_ethphy_liteethphymiirx_converter_sink_first; +assign main_ethphy_liteethphymiirx_converter_converter_sink_last = main_ethphy_liteethphymiirx_converter_sink_last; +assign main_ethphy_liteethphymiirx_converter_sink_ready = main_ethphy_liteethphymiirx_converter_converter_sink_ready; +assign main_ethphy_liteethphymiirx_converter_converter_sink_payload_data = {main_ethphy_liteethphymiirx_converter_sink_payload_data}; +assign main_ethphy_liteethphymiirx_converter_source_valid = main_ethphy_liteethphymiirx_converter_source_source_valid; +assign main_ethphy_liteethphymiirx_converter_source_first = main_ethphy_liteethphymiirx_converter_source_source_first; +assign main_ethphy_liteethphymiirx_converter_source_last = main_ethphy_liteethphymiirx_converter_source_source_last; +assign main_ethphy_liteethphymiirx_converter_source_source_ready = main_ethphy_liteethphymiirx_converter_source_ready; +always @(*) begin + main_ethphy_liteethphymiirx_converter_source_payload_data <= 8'd0; + main_ethphy_liteethphymiirx_converter_source_payload_data[3:0] <= main_ethphy_liteethphymiirx_converter_source_source_payload_data[3:0]; + main_ethphy_liteethphymiirx_converter_source_payload_data[7:4] <= main_ethphy_liteethphymiirx_converter_source_source_payload_data[7:4]; +end +assign main_ethphy_liteethphymiirx_converter_source_source_valid = main_ethphy_liteethphymiirx_converter_converter_source_valid; +assign main_ethphy_liteethphymiirx_converter_converter_source_ready = main_ethphy_liteethphymiirx_converter_source_source_ready; +assign main_ethphy_liteethphymiirx_converter_source_source_first = main_ethphy_liteethphymiirx_converter_converter_source_first; +assign main_ethphy_liteethphymiirx_converter_source_source_last = main_ethphy_liteethphymiirx_converter_converter_source_last; +assign main_ethphy_liteethphymiirx_converter_source_source_payload_data = main_ethphy_liteethphymiirx_converter_converter_source_payload_data; +assign main_ethphy_liteethphymiirx_converter_converter_sink_ready = ((~main_ethphy_liteethphymiirx_converter_converter_strobe_all) | main_ethphy_liteethphymiirx_converter_converter_source_ready); +assign main_ethphy_liteethphymiirx_converter_converter_source_valid = main_ethphy_liteethphymiirx_converter_converter_strobe_all; +assign main_ethphy_liteethphymiirx_converter_converter_load_part = (main_ethphy_liteethphymiirx_converter_converter_sink_valid & main_ethphy_liteethphymiirx_converter_converter_sink_ready); +assign eth_mdc = main_ethphy_storage[0]; +assign main_ethphy_data_oe = main_ethphy_storage[1]; +assign main_ethphy_data_w = main_ethphy_storage[2]; +assign main_tx_cdc_sink_valid = main_source_valid; +assign main_source_ready = main_tx_cdc_sink_ready; +assign main_tx_cdc_sink_first = main_source_first; +assign main_tx_cdc_sink_last = main_source_last; +assign main_tx_cdc_sink_payload_data = main_source_payload_data; +assign main_tx_cdc_sink_payload_last_be = main_source_payload_last_be; +assign main_tx_cdc_sink_payload_error = main_source_payload_error; +assign main_sink_valid = main_rx_cdc_source_valid; +assign main_rx_cdc_source_ready = main_sink_ready; +assign main_sink_first = main_rx_cdc_source_first; +assign main_sink_last = main_rx_cdc_source_last; +assign main_sink_payload_data = main_rx_cdc_source_payload_data; +assign main_sink_payload_last_be = main_rx_cdc_source_payload_last_be; +assign main_sink_payload_error = main_rx_cdc_source_payload_error; +assign main_ps_preamble_error_i = main_preamble_checker_error; +assign main_ps_crc_error_i = main_crc32_checker_error; +always @(*) begin + main_tx_gap_inserter_source_last <= 1'd0; + main_tx_gap_inserter_source_payload_data <= 8'd0; + main_tx_gap_inserter_source_payload_last_be <= 1'd0; + main_tx_gap_inserter_source_payload_error <= 1'd0; + main_tx_gap_inserter_counter_reset <= 1'd0; + main_tx_gap_inserter_counter_ce <= 1'd0; + main_tx_gap_inserter_sink_ready <= 1'd0; + main_tx_gap_inserter_source_valid <= 1'd0; + builder_liteethmacgap_next_state <= 1'd0; + main_tx_gap_inserter_source_first <= 1'd0; + builder_liteethmacgap_next_state <= builder_liteethmacgap_state; + case (builder_liteethmacgap_state) + 1'd1: begin + main_tx_gap_inserter_counter_ce <= 1'd1; + if ((main_tx_gap_inserter_counter == 4'd11)) begin + builder_liteethmacgap_next_state <= 1'd0; + end + end + default: begin + main_tx_gap_inserter_counter_reset <= 1'd1; + main_tx_gap_inserter_source_valid <= main_tx_gap_inserter_sink_valid; + main_tx_gap_inserter_sink_ready <= main_tx_gap_inserter_source_ready; + main_tx_gap_inserter_source_first <= main_tx_gap_inserter_sink_first; + main_tx_gap_inserter_source_last <= main_tx_gap_inserter_sink_last; + main_tx_gap_inserter_source_payload_data <= main_tx_gap_inserter_sink_payload_data; + main_tx_gap_inserter_source_payload_last_be <= main_tx_gap_inserter_sink_payload_last_be; + main_tx_gap_inserter_source_payload_error <= main_tx_gap_inserter_sink_payload_error; + if (((main_tx_gap_inserter_sink_valid & main_tx_gap_inserter_sink_last) & main_tx_gap_inserter_sink_ready)) begin + builder_liteethmacgap_next_state <= 1'd1; + end + end + endcase +end +assign main_preamble_inserter_source_payload_last_be = main_preamble_inserter_sink_payload_last_be; +always @(*) begin + main_preamble_inserter_clr_cnt <= 1'd0; + main_preamble_inserter_sink_ready <= 1'd0; + main_preamble_inserter_inc_cnt <= 1'd0; + builder_liteethmacpreambleinserter_next_state <= 2'd0; + main_preamble_inserter_source_valid <= 1'd0; + main_preamble_inserter_source_first <= 1'd0; + main_preamble_inserter_source_last <= 1'd0; + main_preamble_inserter_source_payload_data <= 8'd0; + main_preamble_inserter_source_payload_error <= 1'd0; + main_preamble_inserter_source_payload_data <= main_preamble_inserter_sink_payload_data; + builder_liteethmacpreambleinserter_next_state <= builder_liteethmacpreambleinserter_state; + case (builder_liteethmacpreambleinserter_state) + 1'd1: begin + main_preamble_inserter_source_valid <= 1'd1; + case (main_preamble_inserter_cnt) + 1'd0: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[7:0]; + end + 1'd1: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[15:8]; + end + 2'd2: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[23:16]; + end + 2'd3: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[31:24]; + end + 3'd4: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[39:32]; + end + 3'd5: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[47:40]; + end + 3'd6: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[55:48]; + end + default: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[63:56]; + end + endcase + if ((main_preamble_inserter_cnt == 3'd7)) begin + if (main_preamble_inserter_source_ready) begin + builder_liteethmacpreambleinserter_next_state <= 2'd2; + end + end else begin + main_preamble_inserter_inc_cnt <= main_preamble_inserter_source_ready; + end + end + 2'd2: begin + main_preamble_inserter_source_valid <= main_preamble_inserter_sink_valid; + main_preamble_inserter_sink_ready <= main_preamble_inserter_source_ready; + main_preamble_inserter_source_first <= main_preamble_inserter_sink_first; + main_preamble_inserter_source_last <= main_preamble_inserter_sink_last; + main_preamble_inserter_source_payload_error <= main_preamble_inserter_sink_payload_error; + if (((main_preamble_inserter_sink_valid & main_preamble_inserter_sink_last) & main_preamble_inserter_source_ready)) begin + builder_liteethmacpreambleinserter_next_state <= 1'd0; + end + end + default: begin + main_preamble_inserter_sink_ready <= 1'd1; + main_preamble_inserter_clr_cnt <= 1'd1; + if (main_preamble_inserter_sink_valid) begin + main_preamble_inserter_sink_ready <= 1'd0; + builder_liteethmacpreambleinserter_next_state <= 1'd1; + end + end + endcase +end +assign main_preamble_checker_source_payload_data = main_preamble_checker_sink_payload_data; +assign main_preamble_checker_source_payload_last_be = main_preamble_checker_sink_payload_last_be; +always @(*) begin + main_preamble_checker_sink_ready <= 1'd0; + builder_liteethmacpreamblechecker_next_state <= 1'd0; + main_preamble_checker_source_first <= 1'd0; + main_preamble_checker_source_last <= 1'd0; + main_preamble_checker_source_payload_error <= 1'd0; + main_preamble_checker_error <= 1'd0; + main_preamble_checker_source_valid <= 1'd0; + builder_liteethmacpreamblechecker_next_state <= builder_liteethmacpreamblechecker_state; + case (builder_liteethmacpreamblechecker_state) + 1'd1: begin + main_preamble_checker_source_valid <= main_preamble_checker_sink_valid; + main_preamble_checker_sink_ready <= main_preamble_checker_source_ready; + main_preamble_checker_source_first <= main_preamble_checker_sink_first; + main_preamble_checker_source_last <= main_preamble_checker_sink_last; + main_preamble_checker_source_payload_error <= main_preamble_checker_sink_payload_error; + if (((main_preamble_checker_source_valid & main_preamble_checker_source_last) & main_preamble_checker_source_ready)) begin + builder_liteethmacpreamblechecker_next_state <= 1'd0; + end + end + default: begin + main_preamble_checker_sink_ready <= 1'd1; + if (((main_preamble_checker_sink_valid & (~main_preamble_checker_sink_last)) & (main_preamble_checker_sink_payload_data == 8'd213))) begin + builder_liteethmacpreamblechecker_next_state <= 1'd1; + end + if ((main_preamble_checker_sink_valid & main_preamble_checker_sink_last)) begin + main_preamble_checker_error <= 1'd1; + end + end + endcase +end +assign main_crc32_inserter_cnt_done = (main_crc32_inserter_cnt == 1'd0); +assign main_crc32_inserter_data1 = main_crc32_inserter_data0; +assign main_crc32_inserter_last = main_crc32_inserter_reg; +assign main_crc32_inserter_value = (~{main_crc32_inserter_reg[0], main_crc32_inserter_reg[1], main_crc32_inserter_reg[2], main_crc32_inserter_reg[3], main_crc32_inserter_reg[4], main_crc32_inserter_reg[5], main_crc32_inserter_reg[6], main_crc32_inserter_reg[7], main_crc32_inserter_reg[8], main_crc32_inserter_reg[9], main_crc32_inserter_reg[10], main_crc32_inserter_reg[11], main_crc32_inserter_reg[12], main_crc32_inserter_reg[13], main_crc32_inserter_reg[14], main_crc32_inserter_reg[15], main_crc32_inserter_reg[16], main_crc32_inserter_reg[17], main_crc32_inserter_reg[18], main_crc32_inserter_reg[19], main_crc32_inserter_reg[20], main_crc32_inserter_reg[21], main_crc32_inserter_reg[22], main_crc32_inserter_reg[23], main_crc32_inserter_reg[24], main_crc32_inserter_reg[25], main_crc32_inserter_reg[26], main_crc32_inserter_reg[27], main_crc32_inserter_reg[28], main_crc32_inserter_reg[29], main_crc32_inserter_reg[30], main_crc32_inserter_reg[31]}); +assign main_crc32_inserter_error = (main_crc32_inserter_next != 32'd3338984827); +always @(*) begin + main_crc32_inserter_next <= 32'd0; + main_crc32_inserter_next[0] <= (((main_crc32_inserter_last[24] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[1] <= (((((((main_crc32_inserter_last[25] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[2] <= (((((((((main_crc32_inserter_last[26] ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[3] <= (((((((main_crc32_inserter_last[27] ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[4] <= (((((((((main_crc32_inserter_last[28] ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[5] <= (((((((((((((main_crc32_inserter_last[29] ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[6] <= (((((((((((main_crc32_inserter_last[30] ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[7] <= (((((((((main_crc32_inserter_last[31] ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[8] <= ((((((((main_crc32_inserter_last[0] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[9] <= ((((((((main_crc32_inserter_last[1] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[10] <= ((((((((main_crc32_inserter_last[2] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[11] <= ((((((((main_crc32_inserter_last[3] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[12] <= ((((((((((((main_crc32_inserter_last[4] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[13] <= ((((((((((((main_crc32_inserter_last[5] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[14] <= ((((((((((main_crc32_inserter_last[6] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[15] <= ((((((((main_crc32_inserter_last[7] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]); + main_crc32_inserter_next[16] <= ((((((main_crc32_inserter_last[8] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[17] <= ((((((main_crc32_inserter_last[9] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[18] <= ((((((main_crc32_inserter_last[10] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[19] <= ((((main_crc32_inserter_last[11] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]); + main_crc32_inserter_next[20] <= ((main_crc32_inserter_last[12] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]); + main_crc32_inserter_next[21] <= ((main_crc32_inserter_last[13] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]); + main_crc32_inserter_next[22] <= ((main_crc32_inserter_last[14] ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[23] <= ((((((main_crc32_inserter_last[15] ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[24] <= ((((((main_crc32_inserter_last[16] ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[25] <= ((((main_crc32_inserter_last[17] ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[26] <= ((((((((main_crc32_inserter_last[18] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[27] <= ((((((((main_crc32_inserter_last[19] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[28] <= ((((((main_crc32_inserter_last[20] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[29] <= ((((((main_crc32_inserter_last[21] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]); + main_crc32_inserter_next[30] <= ((((main_crc32_inserter_last[22] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]); + main_crc32_inserter_next[31] <= ((main_crc32_inserter_last[23] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]); +end +always @(*) begin + main_crc32_inserter_source_payload_last_be <= 1'd0; + main_crc32_inserter_source_payload_error <= 1'd0; + main_crc32_inserter_data0 <= 8'd0; + main_crc32_inserter_is_ongoing0 <= 1'd0; + main_crc32_inserter_sink_ready <= 1'd0; + main_crc32_inserter_is_ongoing1 <= 1'd0; + main_crc32_inserter_ce <= 1'd0; + main_crc32_inserter_reset <= 1'd0; + builder_liteethmaccrc32inserter_next_state <= 2'd0; + main_crc32_inserter_source_valid <= 1'd0; + main_crc32_inserter_source_first <= 1'd0; + main_crc32_inserter_source_last <= 1'd0; + main_crc32_inserter_source_payload_data <= 8'd0; + builder_liteethmaccrc32inserter_next_state <= builder_liteethmaccrc32inserter_state; + case (builder_liteethmaccrc32inserter_state) + 1'd1: begin + main_crc32_inserter_ce <= (main_crc32_inserter_sink_valid & main_crc32_inserter_source_ready); + main_crc32_inserter_data0 <= main_crc32_inserter_sink_payload_data; + main_crc32_inserter_source_valid <= main_crc32_inserter_sink_valid; + main_crc32_inserter_sink_ready <= main_crc32_inserter_source_ready; + main_crc32_inserter_source_first <= main_crc32_inserter_sink_first; + main_crc32_inserter_source_last <= main_crc32_inserter_sink_last; + main_crc32_inserter_source_payload_data <= main_crc32_inserter_sink_payload_data; + main_crc32_inserter_source_payload_last_be <= main_crc32_inserter_sink_payload_last_be; + main_crc32_inserter_source_payload_error <= main_crc32_inserter_sink_payload_error; + main_crc32_inserter_source_last <= 1'd0; + if (((main_crc32_inserter_sink_valid & main_crc32_inserter_sink_last) & main_crc32_inserter_source_ready)) begin + builder_liteethmaccrc32inserter_next_state <= 2'd2; + end + end + 2'd2: begin + main_crc32_inserter_source_valid <= 1'd1; + case (main_crc32_inserter_cnt) + 1'd0: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[31:24]; + end + 1'd1: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[23:16]; + end + 2'd2: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[15:8]; + end + default: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[7:0]; + end + endcase + if (main_crc32_inserter_cnt_done) begin + main_crc32_inserter_source_last <= 1'd1; + if (main_crc32_inserter_source_ready) begin + builder_liteethmaccrc32inserter_next_state <= 1'd0; + end + end + main_crc32_inserter_is_ongoing1 <= 1'd1; + end + default: begin + main_crc32_inserter_reset <= 1'd1; + main_crc32_inserter_sink_ready <= 1'd1; + if (main_crc32_inserter_sink_valid) begin + main_crc32_inserter_sink_ready <= 1'd0; + builder_liteethmaccrc32inserter_next_state <= 1'd1; + end + main_crc32_inserter_is_ongoing0 <= 1'd1; + end + endcase +end +assign main_crc32_checker_fifo_full = (main_crc32_checker_syncfifo_level == 3'd4); +assign main_crc32_checker_fifo_in = (main_crc32_checker_sink_sink_valid & ((~main_crc32_checker_fifo_full) | main_crc32_checker_fifo_out)); +assign main_crc32_checker_fifo_out = (main_crc32_checker_source_source_valid & main_crc32_checker_source_source_ready); +assign main_crc32_checker_syncfifo_sink_first = main_crc32_checker_sink_sink_first; +assign main_crc32_checker_syncfifo_sink_last = main_crc32_checker_sink_sink_last; +assign main_crc32_checker_syncfifo_sink_payload_data = main_crc32_checker_sink_sink_payload_data; +assign main_crc32_checker_syncfifo_sink_payload_last_be = main_crc32_checker_sink_sink_payload_last_be; +assign main_crc32_checker_syncfifo_sink_payload_error = main_crc32_checker_sink_sink_payload_error; +always @(*) begin + main_crc32_checker_syncfifo_sink_valid <= 1'd0; + main_crc32_checker_syncfifo_sink_valid <= main_crc32_checker_sink_sink_valid; + main_crc32_checker_syncfifo_sink_valid <= main_crc32_checker_fifo_in; +end +always @(*) begin + main_crc32_checker_sink_sink_ready <= 1'd0; + main_crc32_checker_sink_sink_ready <= main_crc32_checker_syncfifo_sink_ready; + main_crc32_checker_sink_sink_ready <= main_crc32_checker_fifo_in; +end +assign main_crc32_checker_source_source_valid = (main_crc32_checker_sink_sink_valid & main_crc32_checker_fifo_full); +assign main_crc32_checker_source_source_last = main_crc32_checker_sink_sink_last; +assign main_crc32_checker_syncfifo_source_ready = main_crc32_checker_fifo_out; +assign main_crc32_checker_source_source_payload_data = main_crc32_checker_syncfifo_source_payload_data; +assign main_crc32_checker_source_source_payload_last_be = main_crc32_checker_syncfifo_source_payload_last_be; +always @(*) begin + main_crc32_checker_source_source_payload_error <= 1'd0; + main_crc32_checker_source_source_payload_error <= main_crc32_checker_syncfifo_source_payload_error; + main_crc32_checker_source_source_payload_error <= (main_crc32_checker_sink_sink_payload_error | main_crc32_checker_crc_error); +end +assign main_crc32_checker_error = ((main_crc32_checker_source_source_valid & main_crc32_checker_source_source_last) & main_crc32_checker_crc_error); +assign main_crc32_checker_crc_data0 = main_crc32_checker_sink_sink_payload_data; +assign main_crc32_checker_crc_data1 = main_crc32_checker_crc_data0; +assign main_crc32_checker_crc_last = main_crc32_checker_crc_reg; +assign main_crc32_checker_crc_value = (~{main_crc32_checker_crc_reg[0], main_crc32_checker_crc_reg[1], main_crc32_checker_crc_reg[2], main_crc32_checker_crc_reg[3], main_crc32_checker_crc_reg[4], main_crc32_checker_crc_reg[5], main_crc32_checker_crc_reg[6], main_crc32_checker_crc_reg[7], main_crc32_checker_crc_reg[8], main_crc32_checker_crc_reg[9], main_crc32_checker_crc_reg[10], main_crc32_checker_crc_reg[11], main_crc32_checker_crc_reg[12], main_crc32_checker_crc_reg[13], main_crc32_checker_crc_reg[14], main_crc32_checker_crc_reg[15], main_crc32_checker_crc_reg[16], main_crc32_checker_crc_reg[17], main_crc32_checker_crc_reg[18], main_crc32_checker_crc_reg[19], main_crc32_checker_crc_reg[20], main_crc32_checker_crc_reg[21], main_crc32_checker_crc_reg[22], main_crc32_checker_crc_reg[23], main_crc32_checker_crc_reg[24], main_crc32_checker_crc_reg[25], main_crc32_checker_crc_reg[26], main_crc32_checker_crc_reg[27], main_crc32_checker_crc_reg[28], main_crc32_checker_crc_reg[29], main_crc32_checker_crc_reg[30], main_crc32_checker_crc_reg[31]}); +assign main_crc32_checker_crc_error = (main_crc32_checker_crc_next != 32'd3338984827); +always @(*) begin + main_crc32_checker_crc_next <= 32'd0; + main_crc32_checker_crc_next[0] <= (((main_crc32_checker_crc_last[24] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[1] <= (((((((main_crc32_checker_crc_last[25] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[2] <= (((((((((main_crc32_checker_crc_last[26] ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[3] <= (((((((main_crc32_checker_crc_last[27] ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[4] <= (((((((((main_crc32_checker_crc_last[28] ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[5] <= (((((((((((((main_crc32_checker_crc_last[29] ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[6] <= (((((((((((main_crc32_checker_crc_last[30] ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[7] <= (((((((((main_crc32_checker_crc_last[31] ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[8] <= ((((((((main_crc32_checker_crc_last[0] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[9] <= ((((((((main_crc32_checker_crc_last[1] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[10] <= ((((((((main_crc32_checker_crc_last[2] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[11] <= ((((((((main_crc32_checker_crc_last[3] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[12] <= ((((((((((((main_crc32_checker_crc_last[4] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[13] <= ((((((((((((main_crc32_checker_crc_last[5] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[14] <= ((((((((((main_crc32_checker_crc_last[6] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[15] <= ((((((((main_crc32_checker_crc_last[7] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]); + main_crc32_checker_crc_next[16] <= ((((((main_crc32_checker_crc_last[8] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[17] <= ((((((main_crc32_checker_crc_last[9] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[18] <= ((((((main_crc32_checker_crc_last[10] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[19] <= ((((main_crc32_checker_crc_last[11] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]); + main_crc32_checker_crc_next[20] <= ((main_crc32_checker_crc_last[12] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]); + main_crc32_checker_crc_next[21] <= ((main_crc32_checker_crc_last[13] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]); + main_crc32_checker_crc_next[22] <= ((main_crc32_checker_crc_last[14] ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[23] <= ((((((main_crc32_checker_crc_last[15] ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[24] <= ((((((main_crc32_checker_crc_last[16] ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[25] <= ((((main_crc32_checker_crc_last[17] ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[26] <= ((((((((main_crc32_checker_crc_last[18] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[27] <= ((((((((main_crc32_checker_crc_last[19] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[28] <= ((((((main_crc32_checker_crc_last[20] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[29] <= ((((((main_crc32_checker_crc_last[21] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]); + main_crc32_checker_crc_next[30] <= ((((main_crc32_checker_crc_last[22] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]); + main_crc32_checker_crc_next[31] <= ((main_crc32_checker_crc_last[23] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]); +end +assign main_crc32_checker_syncfifo_syncfifo_din = {main_crc32_checker_syncfifo_fifo_in_last, main_crc32_checker_syncfifo_fifo_in_first, main_crc32_checker_syncfifo_fifo_in_payload_error, main_crc32_checker_syncfifo_fifo_in_payload_last_be, main_crc32_checker_syncfifo_fifo_in_payload_data}; +assign {main_crc32_checker_syncfifo_fifo_out_last, main_crc32_checker_syncfifo_fifo_out_first, main_crc32_checker_syncfifo_fifo_out_payload_error, main_crc32_checker_syncfifo_fifo_out_payload_last_be, main_crc32_checker_syncfifo_fifo_out_payload_data} = main_crc32_checker_syncfifo_syncfifo_dout; +assign main_crc32_checker_syncfifo_sink_ready = main_crc32_checker_syncfifo_syncfifo_writable; +assign main_crc32_checker_syncfifo_syncfifo_we = main_crc32_checker_syncfifo_sink_valid; +assign main_crc32_checker_syncfifo_fifo_in_first = main_crc32_checker_syncfifo_sink_first; +assign main_crc32_checker_syncfifo_fifo_in_last = main_crc32_checker_syncfifo_sink_last; +assign main_crc32_checker_syncfifo_fifo_in_payload_data = main_crc32_checker_syncfifo_sink_payload_data; +assign main_crc32_checker_syncfifo_fifo_in_payload_last_be = main_crc32_checker_syncfifo_sink_payload_last_be; +assign main_crc32_checker_syncfifo_fifo_in_payload_error = main_crc32_checker_syncfifo_sink_payload_error; +assign main_crc32_checker_syncfifo_source_valid = main_crc32_checker_syncfifo_syncfifo_readable; +assign main_crc32_checker_syncfifo_source_first = main_crc32_checker_syncfifo_fifo_out_first; +assign main_crc32_checker_syncfifo_source_last = main_crc32_checker_syncfifo_fifo_out_last; +assign main_crc32_checker_syncfifo_source_payload_data = main_crc32_checker_syncfifo_fifo_out_payload_data; +assign main_crc32_checker_syncfifo_source_payload_last_be = main_crc32_checker_syncfifo_fifo_out_payload_last_be; +assign main_crc32_checker_syncfifo_source_payload_error = main_crc32_checker_syncfifo_fifo_out_payload_error; +assign main_crc32_checker_syncfifo_syncfifo_re = main_crc32_checker_syncfifo_source_ready; +always @(*) begin + main_crc32_checker_syncfifo_wrport_adr <= 3'd0; + if (main_crc32_checker_syncfifo_replace) begin + main_crc32_checker_syncfifo_wrport_adr <= (main_crc32_checker_syncfifo_produce - 1'd1); + end else begin + main_crc32_checker_syncfifo_wrport_adr <= main_crc32_checker_syncfifo_produce; + end +end +assign main_crc32_checker_syncfifo_wrport_dat_w = main_crc32_checker_syncfifo_syncfifo_din; +assign main_crc32_checker_syncfifo_wrport_we = (main_crc32_checker_syncfifo_syncfifo_we & (main_crc32_checker_syncfifo_syncfifo_writable | main_crc32_checker_syncfifo_replace)); +assign main_crc32_checker_syncfifo_do_read = (main_crc32_checker_syncfifo_syncfifo_readable & main_crc32_checker_syncfifo_syncfifo_re); +assign main_crc32_checker_syncfifo_rdport_adr = main_crc32_checker_syncfifo_consume; +assign main_crc32_checker_syncfifo_syncfifo_dout = main_crc32_checker_syncfifo_rdport_dat_r; +assign main_crc32_checker_syncfifo_syncfifo_writable = (main_crc32_checker_syncfifo_level != 3'd5); +assign main_crc32_checker_syncfifo_syncfifo_readable = (main_crc32_checker_syncfifo_level != 1'd0); +always @(*) begin + main_crc32_checker_fifo_reset <= 1'd0; + builder_liteethmaccrc32checker_next_state <= 2'd0; + main_crc32_checker_crc_ce <= 1'd0; + main_crc32_checker_crc_reset <= 1'd0; + builder_liteethmaccrc32checker_next_state <= builder_liteethmaccrc32checker_state; + case (builder_liteethmaccrc32checker_state) + 1'd1: begin + if ((main_crc32_checker_sink_sink_valid & main_crc32_checker_sink_sink_ready)) begin + main_crc32_checker_crc_ce <= 1'd1; + builder_liteethmaccrc32checker_next_state <= 2'd2; + end + end + 2'd2: begin + if ((main_crc32_checker_sink_sink_valid & main_crc32_checker_sink_sink_ready)) begin + main_crc32_checker_crc_ce <= 1'd1; + if (main_crc32_checker_sink_sink_last) begin + builder_liteethmaccrc32checker_next_state <= 1'd0; + end + end + end + default: begin + main_crc32_checker_crc_reset <= 1'd1; + main_crc32_checker_fifo_reset <= 1'd1; + builder_liteethmaccrc32checker_next_state <= 1'd1; + end + endcase +end +assign main_ps_preamble_error_o = (main_ps_preamble_error_toggle_o ^ main_ps_preamble_error_toggle_o_r); +assign main_ps_crc_error_o = (main_ps_crc_error_toggle_o ^ main_ps_crc_error_toggle_o_r); +assign main_padding_inserter_counter_done = (main_padding_inserter_counter >= 6'd59); +always @(*) begin + main_padding_inserter_source_payload_data <= 8'd0; + main_padding_inserter_source_payload_last_be <= 1'd0; + main_padding_inserter_source_payload_error <= 1'd0; + main_padding_inserter_counter_reset <= 1'd0; + main_padding_inserter_sink_ready <= 1'd0; + main_padding_inserter_counter_ce <= 1'd0; + builder_liteethmacpaddinginserter_next_state <= 1'd0; + main_padding_inserter_source_valid <= 1'd0; + main_padding_inserter_source_first <= 1'd0; + main_padding_inserter_source_last <= 1'd0; + builder_liteethmacpaddinginserter_next_state <= builder_liteethmacpaddinginserter_state; + case (builder_liteethmacpaddinginserter_state) + 1'd1: begin + main_padding_inserter_source_valid <= 1'd1; + main_padding_inserter_source_last <= main_padding_inserter_counter_done; + main_padding_inserter_source_payload_data <= 1'd0; + if ((main_padding_inserter_source_valid & main_padding_inserter_source_ready)) begin + main_padding_inserter_counter_ce <= 1'd1; + if (main_padding_inserter_counter_done) begin + main_padding_inserter_counter_reset <= 1'd1; + builder_liteethmacpaddinginserter_next_state <= 1'd0; + end + end + end + default: begin + main_padding_inserter_source_valid <= main_padding_inserter_sink_valid; + main_padding_inserter_sink_ready <= main_padding_inserter_source_ready; + main_padding_inserter_source_first <= main_padding_inserter_sink_first; + main_padding_inserter_source_last <= main_padding_inserter_sink_last; + main_padding_inserter_source_payload_data <= main_padding_inserter_sink_payload_data; + main_padding_inserter_source_payload_last_be <= main_padding_inserter_sink_payload_last_be; + main_padding_inserter_source_payload_error <= main_padding_inserter_sink_payload_error; + if ((main_padding_inserter_source_valid & main_padding_inserter_source_ready)) begin + main_padding_inserter_counter_ce <= 1'd1; + if (main_padding_inserter_sink_last) begin + if ((~main_padding_inserter_counter_done)) begin + main_padding_inserter_source_last <= 1'd0; + builder_liteethmacpaddinginserter_next_state <= 1'd1; + end else begin + main_padding_inserter_counter_reset <= 1'd1; + end + end + end + end + endcase +end +assign main_padding_checker_source_valid = main_padding_checker_sink_valid; +assign main_padding_checker_sink_ready = main_padding_checker_source_ready; +assign main_padding_checker_source_first = main_padding_checker_sink_first; +assign main_padding_checker_source_last = main_padding_checker_sink_last; +assign main_padding_checker_source_payload_data = main_padding_checker_sink_payload_data; +assign main_padding_checker_source_payload_last_be = main_padding_checker_sink_payload_last_be; +assign main_padding_checker_source_payload_error = main_padding_checker_sink_payload_error; +assign main_tx_last_be_source_valid = (main_tx_last_be_sink_valid & main_tx_last_be_ongoing); +assign main_tx_last_be_source_last = main_tx_last_be_sink_payload_last_be; +assign main_tx_last_be_source_payload_data = main_tx_last_be_sink_payload_data; +assign main_tx_last_be_sink_ready = main_tx_last_be_source_ready; +assign main_rx_last_be_source_valid = main_rx_last_be_sink_valid; +assign main_rx_last_be_sink_ready = main_rx_last_be_source_ready; +assign main_rx_last_be_source_first = main_rx_last_be_sink_first; +assign main_rx_last_be_source_last = main_rx_last_be_sink_last; +assign main_rx_last_be_source_payload_data = main_rx_last_be_sink_payload_data; +assign main_rx_last_be_source_payload_error = main_rx_last_be_sink_payload_error; +always @(*) begin + main_rx_last_be_source_payload_last_be <= 1'd0; + main_rx_last_be_source_payload_last_be <= main_rx_last_be_sink_payload_last_be; + main_rx_last_be_source_payload_last_be <= main_rx_last_be_sink_last; +end +assign main_tx_converter_converter_sink_valid = main_tx_converter_sink_valid; +assign main_tx_converter_converter_sink_first = main_tx_converter_sink_first; +assign main_tx_converter_converter_sink_last = main_tx_converter_sink_last; +assign main_tx_converter_sink_ready = main_tx_converter_converter_sink_ready; +always @(*) begin + main_tx_converter_converter_sink_payload_data <= 40'd0; + main_tx_converter_converter_sink_payload_data[7:0] <= main_tx_converter_sink_payload_data[7:0]; + main_tx_converter_converter_sink_payload_data[8] <= main_tx_converter_sink_payload_last_be[0]; + main_tx_converter_converter_sink_payload_data[9] <= main_tx_converter_sink_payload_error[0]; + main_tx_converter_converter_sink_payload_data[17:10] <= main_tx_converter_sink_payload_data[15:8]; + main_tx_converter_converter_sink_payload_data[18] <= main_tx_converter_sink_payload_last_be[1]; + main_tx_converter_converter_sink_payload_data[19] <= main_tx_converter_sink_payload_error[1]; + main_tx_converter_converter_sink_payload_data[27:20] <= main_tx_converter_sink_payload_data[23:16]; + main_tx_converter_converter_sink_payload_data[28] <= main_tx_converter_sink_payload_last_be[2]; + main_tx_converter_converter_sink_payload_data[29] <= main_tx_converter_sink_payload_error[2]; + main_tx_converter_converter_sink_payload_data[37:30] <= main_tx_converter_sink_payload_data[31:24]; + main_tx_converter_converter_sink_payload_data[38] <= main_tx_converter_sink_payload_last_be[3]; + main_tx_converter_converter_sink_payload_data[39] <= main_tx_converter_sink_payload_error[3]; +end +assign main_tx_converter_source_valid = main_tx_converter_source_source_valid; +assign main_tx_converter_source_first = main_tx_converter_source_source_first; +assign main_tx_converter_source_last = main_tx_converter_source_source_last; +assign main_tx_converter_source_source_ready = main_tx_converter_source_ready; +assign {main_tx_converter_source_payload_error, main_tx_converter_source_payload_last_be, main_tx_converter_source_payload_data} = main_tx_converter_source_source_payload_data; +assign main_tx_converter_source_source_valid = main_tx_converter_converter_source_valid; +assign main_tx_converter_converter_source_ready = main_tx_converter_source_source_ready; +assign main_tx_converter_source_source_first = main_tx_converter_converter_source_first; +assign main_tx_converter_source_source_last = main_tx_converter_converter_source_last; +assign main_tx_converter_source_source_payload_data = main_tx_converter_converter_source_payload_data; +assign main_tx_converter_converter_first = (main_tx_converter_converter_mux == 1'd0); +assign main_tx_converter_converter_last = (main_tx_converter_converter_mux == 2'd3); +assign main_tx_converter_converter_source_valid = main_tx_converter_converter_sink_valid; +assign main_tx_converter_converter_source_first = (main_tx_converter_converter_sink_first & main_tx_converter_converter_first); +assign main_tx_converter_converter_source_last = (main_tx_converter_converter_sink_last & main_tx_converter_converter_last); +assign main_tx_converter_converter_sink_ready = (main_tx_converter_converter_last & main_tx_converter_converter_source_ready); +always @(*) begin + main_tx_converter_converter_source_payload_data <= 10'd0; + case (main_tx_converter_converter_mux) + 1'd0: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[9:0]; + end + 1'd1: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[19:10]; + end + 2'd2: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[29:20]; + end + default: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[39:30]; + end + endcase +end +assign main_tx_converter_converter_source_payload_valid_token_count = main_tx_converter_converter_last; +assign main_rx_converter_converter_sink_valid = main_rx_converter_sink_valid; +assign main_rx_converter_converter_sink_first = main_rx_converter_sink_first; +assign main_rx_converter_converter_sink_last = main_rx_converter_sink_last; +assign main_rx_converter_sink_ready = main_rx_converter_converter_sink_ready; +assign main_rx_converter_converter_sink_payload_data = {main_rx_converter_sink_payload_error, main_rx_converter_sink_payload_last_be, main_rx_converter_sink_payload_data}; +assign main_rx_converter_source_valid = main_rx_converter_source_source_valid; +assign main_rx_converter_source_first = main_rx_converter_source_source_first; +assign main_rx_converter_source_last = main_rx_converter_source_source_last; +assign main_rx_converter_source_source_ready = main_rx_converter_source_ready; +always @(*) begin + main_rx_converter_source_payload_data <= 32'd0; + main_rx_converter_source_payload_data[7:0] <= main_rx_converter_source_source_payload_data[7:0]; + main_rx_converter_source_payload_data[15:8] <= main_rx_converter_source_source_payload_data[17:10]; + main_rx_converter_source_payload_data[23:16] <= main_rx_converter_source_source_payload_data[27:20]; + main_rx_converter_source_payload_data[31:24] <= main_rx_converter_source_source_payload_data[37:30]; +end +always @(*) begin + main_rx_converter_source_payload_last_be <= 4'd0; + main_rx_converter_source_payload_last_be[0] <= main_rx_converter_source_source_payload_data[8]; + main_rx_converter_source_payload_last_be[1] <= main_rx_converter_source_source_payload_data[18]; + main_rx_converter_source_payload_last_be[2] <= main_rx_converter_source_source_payload_data[28]; + main_rx_converter_source_payload_last_be[3] <= main_rx_converter_source_source_payload_data[38]; +end +always @(*) begin + main_rx_converter_source_payload_error <= 4'd0; + main_rx_converter_source_payload_error[0] <= main_rx_converter_source_source_payload_data[9]; + main_rx_converter_source_payload_error[1] <= main_rx_converter_source_source_payload_data[19]; + main_rx_converter_source_payload_error[2] <= main_rx_converter_source_source_payload_data[29]; + main_rx_converter_source_payload_error[3] <= main_rx_converter_source_source_payload_data[39]; +end +assign main_rx_converter_source_source_valid = main_rx_converter_converter_source_valid; +assign main_rx_converter_converter_source_ready = main_rx_converter_source_source_ready; +assign main_rx_converter_source_source_first = main_rx_converter_converter_source_first; +assign main_rx_converter_source_source_last = main_rx_converter_converter_source_last; +assign main_rx_converter_source_source_payload_data = main_rx_converter_converter_source_payload_data; +assign main_rx_converter_converter_sink_ready = ((~main_rx_converter_converter_strobe_all) | main_rx_converter_converter_source_ready); +assign main_rx_converter_converter_source_valid = main_rx_converter_converter_strobe_all; +assign main_rx_converter_converter_load_part = (main_rx_converter_converter_sink_valid & main_rx_converter_converter_sink_ready); +assign main_tx_cdc_asyncfifo_din = {main_tx_cdc_fifo_in_last, main_tx_cdc_fifo_in_first, main_tx_cdc_fifo_in_payload_error, main_tx_cdc_fifo_in_payload_last_be, main_tx_cdc_fifo_in_payload_data}; +assign {main_tx_cdc_fifo_out_last, main_tx_cdc_fifo_out_first, main_tx_cdc_fifo_out_payload_error, main_tx_cdc_fifo_out_payload_last_be, main_tx_cdc_fifo_out_payload_data} = main_tx_cdc_asyncfifo_dout; +assign main_tx_cdc_sink_ready = main_tx_cdc_asyncfifo_writable; +assign main_tx_cdc_asyncfifo_we = main_tx_cdc_sink_valid; +assign main_tx_cdc_fifo_in_first = main_tx_cdc_sink_first; +assign main_tx_cdc_fifo_in_last = main_tx_cdc_sink_last; +assign main_tx_cdc_fifo_in_payload_data = main_tx_cdc_sink_payload_data; +assign main_tx_cdc_fifo_in_payload_last_be = main_tx_cdc_sink_payload_last_be; +assign main_tx_cdc_fifo_in_payload_error = main_tx_cdc_sink_payload_error; +assign main_tx_cdc_source_valid = main_tx_cdc_asyncfifo_readable; +assign main_tx_cdc_source_first = main_tx_cdc_fifo_out_first; +assign main_tx_cdc_source_last = main_tx_cdc_fifo_out_last; +assign main_tx_cdc_source_payload_data = main_tx_cdc_fifo_out_payload_data; +assign main_tx_cdc_source_payload_last_be = main_tx_cdc_fifo_out_payload_last_be; +assign main_tx_cdc_source_payload_error = main_tx_cdc_fifo_out_payload_error; +assign main_tx_cdc_asyncfifo_re = main_tx_cdc_source_ready; +assign main_tx_cdc_graycounter0_ce = (main_tx_cdc_asyncfifo_writable & main_tx_cdc_asyncfifo_we); +assign main_tx_cdc_graycounter1_ce = (main_tx_cdc_asyncfifo_readable & main_tx_cdc_asyncfifo_re); +assign main_tx_cdc_asyncfifo_writable = (((main_tx_cdc_graycounter0_q[6] == main_tx_cdc_consume_wdomain[6]) | (main_tx_cdc_graycounter0_q[5] == main_tx_cdc_consume_wdomain[5])) | (main_tx_cdc_graycounter0_q[4:0] != main_tx_cdc_consume_wdomain[4:0])); +assign main_tx_cdc_asyncfifo_readable = (main_tx_cdc_graycounter1_q != main_tx_cdc_produce_rdomain); +assign main_tx_cdc_wrport_adr = main_tx_cdc_graycounter0_q_binary[5:0]; +assign main_tx_cdc_wrport_dat_w = main_tx_cdc_asyncfifo_din; +assign main_tx_cdc_wrport_we = main_tx_cdc_graycounter0_ce; +assign main_tx_cdc_rdport_adr = main_tx_cdc_graycounter1_q_next_binary[5:0]; +assign main_tx_cdc_asyncfifo_dout = main_tx_cdc_rdport_dat_r; +always @(*) begin + main_tx_cdc_graycounter0_q_next_binary <= 7'd0; + if (main_tx_cdc_graycounter0_ce) begin + main_tx_cdc_graycounter0_q_next_binary <= (main_tx_cdc_graycounter0_q_binary + 1'd1); + end else begin + main_tx_cdc_graycounter0_q_next_binary <= main_tx_cdc_graycounter0_q_binary; + end +end +assign main_tx_cdc_graycounter0_q_next = (main_tx_cdc_graycounter0_q_next_binary ^ main_tx_cdc_graycounter0_q_next_binary[6:1]); +always @(*) begin + main_tx_cdc_graycounter1_q_next_binary <= 7'd0; + if (main_tx_cdc_graycounter1_ce) begin + main_tx_cdc_graycounter1_q_next_binary <= (main_tx_cdc_graycounter1_q_binary + 1'd1); + end else begin + main_tx_cdc_graycounter1_q_next_binary <= main_tx_cdc_graycounter1_q_binary; + end +end +assign main_tx_cdc_graycounter1_q_next = (main_tx_cdc_graycounter1_q_next_binary ^ main_tx_cdc_graycounter1_q_next_binary[6:1]); +assign main_rx_cdc_asyncfifo_din = {main_rx_cdc_fifo_in_last, main_rx_cdc_fifo_in_first, main_rx_cdc_fifo_in_payload_error, main_rx_cdc_fifo_in_payload_last_be, main_rx_cdc_fifo_in_payload_data}; +assign {main_rx_cdc_fifo_out_last, main_rx_cdc_fifo_out_first, main_rx_cdc_fifo_out_payload_error, main_rx_cdc_fifo_out_payload_last_be, main_rx_cdc_fifo_out_payload_data} = main_rx_cdc_asyncfifo_dout; +assign main_rx_cdc_sink_ready = main_rx_cdc_asyncfifo_writable; +assign main_rx_cdc_asyncfifo_we = main_rx_cdc_sink_valid; +assign main_rx_cdc_fifo_in_first = main_rx_cdc_sink_first; +assign main_rx_cdc_fifo_in_last = main_rx_cdc_sink_last; +assign main_rx_cdc_fifo_in_payload_data = main_rx_cdc_sink_payload_data; +assign main_rx_cdc_fifo_in_payload_last_be = main_rx_cdc_sink_payload_last_be; +assign main_rx_cdc_fifo_in_payload_error = main_rx_cdc_sink_payload_error; +assign main_rx_cdc_source_valid = main_rx_cdc_asyncfifo_readable; +assign main_rx_cdc_source_first = main_rx_cdc_fifo_out_first; +assign main_rx_cdc_source_last = main_rx_cdc_fifo_out_last; +assign main_rx_cdc_source_payload_data = main_rx_cdc_fifo_out_payload_data; +assign main_rx_cdc_source_payload_last_be = main_rx_cdc_fifo_out_payload_last_be; +assign main_rx_cdc_source_payload_error = main_rx_cdc_fifo_out_payload_error; +assign main_rx_cdc_asyncfifo_re = main_rx_cdc_source_ready; +assign main_rx_cdc_graycounter0_ce = (main_rx_cdc_asyncfifo_writable & main_rx_cdc_asyncfifo_we); +assign main_rx_cdc_graycounter1_ce = (main_rx_cdc_asyncfifo_readable & main_rx_cdc_asyncfifo_re); +assign main_rx_cdc_asyncfifo_writable = (((main_rx_cdc_graycounter0_q[6] == main_rx_cdc_consume_wdomain[6]) | (main_rx_cdc_graycounter0_q[5] == main_rx_cdc_consume_wdomain[5])) | (main_rx_cdc_graycounter0_q[4:0] != main_rx_cdc_consume_wdomain[4:0])); +assign main_rx_cdc_asyncfifo_readable = (main_rx_cdc_graycounter1_q != main_rx_cdc_produce_rdomain); +assign main_rx_cdc_wrport_adr = main_rx_cdc_graycounter0_q_binary[5:0]; +assign main_rx_cdc_wrport_dat_w = main_rx_cdc_asyncfifo_din; +assign main_rx_cdc_wrport_we = main_rx_cdc_graycounter0_ce; +assign main_rx_cdc_rdport_adr = main_rx_cdc_graycounter1_q_next_binary[5:0]; +assign main_rx_cdc_asyncfifo_dout = main_rx_cdc_rdport_dat_r; +always @(*) begin + main_rx_cdc_graycounter0_q_next_binary <= 7'd0; + if (main_rx_cdc_graycounter0_ce) begin + main_rx_cdc_graycounter0_q_next_binary <= (main_rx_cdc_graycounter0_q_binary + 1'd1); + end else begin + main_rx_cdc_graycounter0_q_next_binary <= main_rx_cdc_graycounter0_q_binary; + end +end +assign main_rx_cdc_graycounter0_q_next = (main_rx_cdc_graycounter0_q_next_binary ^ main_rx_cdc_graycounter0_q_next_binary[6:1]); +always @(*) begin + main_rx_cdc_graycounter1_q_next_binary <= 7'd0; + if (main_rx_cdc_graycounter1_ce) begin + main_rx_cdc_graycounter1_q_next_binary <= (main_rx_cdc_graycounter1_q_binary + 1'd1); + end else begin + main_rx_cdc_graycounter1_q_next_binary <= main_rx_cdc_graycounter1_q_binary; + end +end +assign main_rx_cdc_graycounter1_q_next = (main_rx_cdc_graycounter1_q_next_binary ^ main_rx_cdc_graycounter1_q_next_binary[6:1]); +assign main_tx_converter_sink_valid = main_tx_cdc_source_valid; +assign main_tx_cdc_source_ready = main_tx_converter_sink_ready; +assign main_tx_converter_sink_first = main_tx_cdc_source_first; +assign main_tx_converter_sink_last = main_tx_cdc_source_last; +assign main_tx_converter_sink_payload_data = main_tx_cdc_source_payload_data; +assign main_tx_converter_sink_payload_last_be = main_tx_cdc_source_payload_last_be; +assign main_tx_converter_sink_payload_error = main_tx_cdc_source_payload_error; +assign main_tx_last_be_sink_valid = main_tx_converter_source_valid; +assign main_tx_converter_source_ready = main_tx_last_be_sink_ready; +assign main_tx_last_be_sink_first = main_tx_converter_source_first; +assign main_tx_last_be_sink_last = main_tx_converter_source_last; +assign main_tx_last_be_sink_payload_data = main_tx_converter_source_payload_data; +assign main_tx_last_be_sink_payload_last_be = main_tx_converter_source_payload_last_be; +assign main_tx_last_be_sink_payload_error = main_tx_converter_source_payload_error; +assign main_padding_inserter_sink_valid = main_tx_last_be_source_valid; +assign main_tx_last_be_source_ready = main_padding_inserter_sink_ready; +assign main_padding_inserter_sink_first = main_tx_last_be_source_first; +assign main_padding_inserter_sink_last = main_tx_last_be_source_last; +assign main_padding_inserter_sink_payload_data = main_tx_last_be_source_payload_data; +assign main_padding_inserter_sink_payload_last_be = main_tx_last_be_source_payload_last_be; +assign main_padding_inserter_sink_payload_error = main_tx_last_be_source_payload_error; +assign main_crc32_inserter_sink_valid = main_padding_inserter_source_valid; +assign main_padding_inserter_source_ready = main_crc32_inserter_sink_ready; +assign main_crc32_inserter_sink_first = main_padding_inserter_source_first; +assign main_crc32_inserter_sink_last = main_padding_inserter_source_last; +assign main_crc32_inserter_sink_payload_data = main_padding_inserter_source_payload_data; +assign main_crc32_inserter_sink_payload_last_be = main_padding_inserter_source_payload_last_be; +assign main_crc32_inserter_sink_payload_error = main_padding_inserter_source_payload_error; +assign main_preamble_inserter_sink_valid = main_crc32_inserter_source_valid; +assign main_crc32_inserter_source_ready = main_preamble_inserter_sink_ready; +assign main_preamble_inserter_sink_first = main_crc32_inserter_source_first; +assign main_preamble_inserter_sink_last = main_crc32_inserter_source_last; +assign main_preamble_inserter_sink_payload_data = main_crc32_inserter_source_payload_data; +assign main_preamble_inserter_sink_payload_last_be = main_crc32_inserter_source_payload_last_be; +assign main_preamble_inserter_sink_payload_error = main_crc32_inserter_source_payload_error; +assign main_tx_gap_inserter_sink_valid = main_preamble_inserter_source_valid; +assign main_preamble_inserter_source_ready = main_tx_gap_inserter_sink_ready; +assign main_tx_gap_inserter_sink_first = main_preamble_inserter_source_first; +assign main_tx_gap_inserter_sink_last = main_preamble_inserter_source_last; +assign main_tx_gap_inserter_sink_payload_data = main_preamble_inserter_source_payload_data; +assign main_tx_gap_inserter_sink_payload_last_be = main_preamble_inserter_source_payload_last_be; +assign main_tx_gap_inserter_sink_payload_error = main_preamble_inserter_source_payload_error; +assign main_ethphy_liteethphymiitx_sink_sink_valid = main_tx_gap_inserter_source_valid; +assign main_tx_gap_inserter_source_ready = main_ethphy_liteethphymiitx_sink_sink_ready; +assign main_ethphy_liteethphymiitx_sink_sink_first = main_tx_gap_inserter_source_first; +assign main_ethphy_liteethphymiitx_sink_sink_last = main_tx_gap_inserter_source_last; +assign main_ethphy_liteethphymiitx_sink_sink_payload_data = main_tx_gap_inserter_source_payload_data; +assign main_ethphy_liteethphymiitx_sink_sink_payload_last_be = main_tx_gap_inserter_source_payload_last_be; +assign main_ethphy_liteethphymiitx_sink_sink_payload_error = main_tx_gap_inserter_source_payload_error; +assign main_preamble_checker_sink_valid = main_ethphy_liteethphymiirx_source_source_valid; +assign main_ethphy_liteethphymiirx_source_source_ready = main_preamble_checker_sink_ready; +assign main_preamble_checker_sink_first = main_ethphy_liteethphymiirx_source_source_first; +assign main_preamble_checker_sink_last = main_ethphy_liteethphymiirx_source_source_last; +assign main_preamble_checker_sink_payload_data = main_ethphy_liteethphymiirx_source_source_payload_data; +assign main_preamble_checker_sink_payload_last_be = main_ethphy_liteethphymiirx_source_source_payload_last_be; +assign main_preamble_checker_sink_payload_error = main_ethphy_liteethphymiirx_source_source_payload_error; +assign main_crc32_checker_sink_sink_valid = main_preamble_checker_source_valid; +assign main_preamble_checker_source_ready = main_crc32_checker_sink_sink_ready; +assign main_crc32_checker_sink_sink_first = main_preamble_checker_source_first; +assign main_crc32_checker_sink_sink_last = main_preamble_checker_source_last; +assign main_crc32_checker_sink_sink_payload_data = main_preamble_checker_source_payload_data; +assign main_crc32_checker_sink_sink_payload_last_be = main_preamble_checker_source_payload_last_be; +assign main_crc32_checker_sink_sink_payload_error = main_preamble_checker_source_payload_error; +assign main_padding_checker_sink_valid = main_crc32_checker_source_source_valid; +assign main_crc32_checker_source_source_ready = main_padding_checker_sink_ready; +assign main_padding_checker_sink_first = main_crc32_checker_source_source_first; +assign main_padding_checker_sink_last = main_crc32_checker_source_source_last; +assign main_padding_checker_sink_payload_data = main_crc32_checker_source_source_payload_data; +assign main_padding_checker_sink_payload_last_be = main_crc32_checker_source_source_payload_last_be; +assign main_padding_checker_sink_payload_error = main_crc32_checker_source_source_payload_error; +assign main_rx_last_be_sink_valid = main_padding_checker_source_valid; +assign main_padding_checker_source_ready = main_rx_last_be_sink_ready; +assign main_rx_last_be_sink_first = main_padding_checker_source_first; +assign main_rx_last_be_sink_last = main_padding_checker_source_last; +assign main_rx_last_be_sink_payload_data = main_padding_checker_source_payload_data; +assign main_rx_last_be_sink_payload_last_be = main_padding_checker_source_payload_last_be; +assign main_rx_last_be_sink_payload_error = main_padding_checker_source_payload_error; +assign main_rx_converter_sink_valid = main_rx_last_be_source_valid; +assign main_rx_last_be_source_ready = main_rx_converter_sink_ready; +assign main_rx_converter_sink_first = main_rx_last_be_source_first; +assign main_rx_converter_sink_last = main_rx_last_be_source_last; +assign main_rx_converter_sink_payload_data = main_rx_last_be_source_payload_data; +assign main_rx_converter_sink_payload_last_be = main_rx_last_be_source_payload_last_be; +assign main_rx_converter_sink_payload_error = main_rx_last_be_source_payload_error; +assign main_rx_cdc_sink_valid = main_rx_converter_source_valid; +assign main_rx_converter_source_ready = main_rx_cdc_sink_ready; +assign main_rx_cdc_sink_first = main_rx_converter_source_first; +assign main_rx_cdc_sink_last = main_rx_converter_source_last; +assign main_rx_cdc_sink_payload_data = main_rx_converter_source_payload_data; +assign main_rx_cdc_sink_payload_last_be = main_rx_converter_source_payload_last_be; +assign main_rx_cdc_sink_payload_error = main_rx_converter_source_payload_error; +assign main_writer_sink_sink_valid = main_sink_valid; +assign main_sink_ready = main_writer_sink_sink_ready; +assign main_writer_sink_sink_first = main_sink_first; +assign main_writer_sink_sink_last = main_sink_last; +assign main_writer_sink_sink_payload_data = main_sink_payload_data; +assign main_writer_sink_sink_payload_last_be = main_sink_payload_last_be; +assign main_writer_sink_sink_payload_error = main_sink_payload_error; +assign main_source_valid = main_reader_source_source_valid; +assign main_reader_source_source_ready = main_source_ready; +assign main_source_first = main_reader_source_source_first; +assign main_source_last = main_reader_source_source_last; +assign main_source_payload_data = main_reader_source_source_payload_data; +assign main_source_payload_last_be = main_reader_source_source_payload_last_be; +assign main_source_payload_error = main_reader_source_source_payload_error; +always @(*) begin + main_writer_inc <= 3'd0; + case (main_writer_sink_sink_payload_last_be) + 1'd1: begin + main_writer_inc <= 1'd1; + end + 2'd2: begin + main_writer_inc <= 2'd2; + end + 3'd4: begin + main_writer_inc <= 2'd3; + end + default: begin + main_writer_inc <= 3'd4; + end + endcase +end +assign main_writer_fifo_sink_payload_slot = main_writer_slot; +assign main_writer_fifo_sink_payload_length = main_writer_counter; +assign main_writer_fifo_source_ready = main_writer_available_clear; +assign main_writer_available_trigger = main_writer_fifo_source_valid; +assign main_writer_slot_status = main_writer_fifo_source_payload_slot; +assign main_writer_length_status = main_writer_fifo_source_payload_length; +always @(*) begin + main_writer_memory1_we <= 1'd0; + main_writer_memory0_adr <= 9'd0; + main_writer_memory1_dat_w <= 32'd0; + main_writer_memory0_we <= 1'd0; + main_writer_memory0_dat_w <= 32'd0; + main_writer_memory1_adr <= 9'd0; + case (main_writer_slot) + 1'd0: begin + main_writer_memory0_adr <= main_writer_counter[31:2]; + main_writer_memory0_dat_w <= main_writer_sink_sink_payload_data; + if ((main_writer_sink_sink_valid & main_writer_ongoing)) begin + main_writer_memory0_we <= 4'd15; + end + end + 1'd1: begin + main_writer_memory1_adr <= main_writer_counter[31:2]; + main_writer_memory1_dat_w <= main_writer_sink_sink_payload_data; + if ((main_writer_sink_sink_valid & main_writer_ongoing)) begin + main_writer_memory1_we <= 4'd15; + end + end + endcase +end +assign main_writer_status_w = main_writer_available_status; +always @(*) begin + main_writer_available_clear <= 1'd0; + if ((main_writer_pending_re & main_writer_pending_r)) begin + main_writer_available_clear <= 1'd1; + end +end +assign main_writer_pending_w = main_writer_available_pending; +assign main_writer_irq = (main_writer_pending_w & main_writer_storage); +assign main_writer_available_status = main_writer_available_trigger; +assign main_writer_available_pending = main_writer_available_trigger; +assign main_writer_fifo_syncfifo_din = {main_writer_fifo_fifo_in_last, main_writer_fifo_fifo_in_first, main_writer_fifo_fifo_in_payload_length, main_writer_fifo_fifo_in_payload_slot}; +assign {main_writer_fifo_fifo_out_last, main_writer_fifo_fifo_out_first, main_writer_fifo_fifo_out_payload_length, main_writer_fifo_fifo_out_payload_slot} = main_writer_fifo_syncfifo_dout; +assign main_writer_fifo_sink_ready = main_writer_fifo_syncfifo_writable; +assign main_writer_fifo_syncfifo_we = main_writer_fifo_sink_valid; +assign main_writer_fifo_fifo_in_first = main_writer_fifo_sink_first; +assign main_writer_fifo_fifo_in_last = main_writer_fifo_sink_last; +assign main_writer_fifo_fifo_in_payload_slot = main_writer_fifo_sink_payload_slot; +assign main_writer_fifo_fifo_in_payload_length = main_writer_fifo_sink_payload_length; +assign main_writer_fifo_source_valid = main_writer_fifo_syncfifo_readable; +assign main_writer_fifo_source_first = main_writer_fifo_fifo_out_first; +assign main_writer_fifo_source_last = main_writer_fifo_fifo_out_last; +assign main_writer_fifo_source_payload_slot = main_writer_fifo_fifo_out_payload_slot; +assign main_writer_fifo_source_payload_length = main_writer_fifo_fifo_out_payload_length; +assign main_writer_fifo_syncfifo_re = main_writer_fifo_source_ready; +always @(*) begin + main_writer_fifo_wrport_adr <= 1'd0; + if (main_writer_fifo_replace) begin + main_writer_fifo_wrport_adr <= (main_writer_fifo_produce - 1'd1); + end else begin + main_writer_fifo_wrport_adr <= main_writer_fifo_produce; + end +end +assign main_writer_fifo_wrport_dat_w = main_writer_fifo_syncfifo_din; +assign main_writer_fifo_wrport_we = (main_writer_fifo_syncfifo_we & (main_writer_fifo_syncfifo_writable | main_writer_fifo_replace)); +assign main_writer_fifo_do_read = (main_writer_fifo_syncfifo_readable & main_writer_fifo_syncfifo_re); +assign main_writer_fifo_rdport_adr = main_writer_fifo_consume; +assign main_writer_fifo_syncfifo_dout = main_writer_fifo_rdport_dat_r; +assign main_writer_fifo_syncfifo_writable = (main_writer_fifo_level != 2'd2); +assign main_writer_fifo_syncfifo_readable = (main_writer_fifo_level != 1'd0); +always @(*) begin + builder_liteethmacsramwriter_next_state <= 3'd0; + main_writer_errors_status_next_value <= 32'd0; + main_writer_counter_reset <= 1'd0; + main_writer_errors_status_next_value_ce <= 1'd0; + main_writer_counter_ce <= 1'd0; + main_writer_slot_ce <= 1'd0; + main_writer_ongoing <= 1'd0; + main_writer_fifo_sink_valid <= 1'd0; + builder_liteethmacsramwriter_next_state <= builder_liteethmacsramwriter_state; + case (builder_liteethmacsramwriter_state) + 1'd1: begin + if (main_writer_sink_sink_valid) begin + if ((main_writer_counter == 11'd1530)) begin + builder_liteethmacsramwriter_next_state <= 2'd3; + end else begin + main_writer_counter_ce <= 1'd1; + main_writer_ongoing <= 1'd1; + end + if (main_writer_sink_sink_last) begin + if (((main_writer_sink_sink_payload_error & main_writer_sink_sink_payload_last_be) != 1'd0)) begin + builder_liteethmacsramwriter_next_state <= 2'd2; + end else begin + builder_liteethmacsramwriter_next_state <= 3'd4; + end + end + end + end + 2'd2: begin + main_writer_counter_reset <= 1'd1; + builder_liteethmacsramwriter_next_state <= 1'd0; + end + 2'd3: begin + if ((main_writer_sink_sink_valid & main_writer_sink_sink_last)) begin + builder_liteethmacsramwriter_next_state <= 3'd4; + end + end + 3'd4: begin + main_writer_counter_reset <= 1'd1; + main_writer_slot_ce <= 1'd1; + main_writer_fifo_sink_valid <= 1'd1; + builder_liteethmacsramwriter_next_state <= 1'd0; + end + default: begin + if (main_writer_sink_sink_valid) begin + if (main_writer_fifo_sink_ready) begin + main_writer_ongoing <= 1'd1; + main_writer_counter_ce <= 1'd1; + builder_liteethmacsramwriter_next_state <= 1'd1; + end else begin + main_writer_errors_status_next_value <= (main_writer_errors_status + 1'd1); + main_writer_errors_status_next_value_ce <= 1'd1; + builder_liteethmacsramwriter_next_state <= 2'd3; + end + end + end + endcase +end +assign main_reader_fifo_sink_valid = main_reader_start_re; +assign main_reader_fifo_sink_payload_slot = main_reader_slot_storage; +assign main_reader_fifo_sink_payload_length = main_reader_length_storage; +assign main_reader_ready_status = main_reader_fifo_sink_ready; +assign main_reader_level_status = main_reader_fifo_level; +always @(*) begin + main_reader_source_source_payload_last_be <= 4'd0; + if (main_reader_last) begin + case (main_reader_fifo_source_payload_length[1:0]) + 1'd0: begin + main_reader_source_source_payload_last_be <= 4'd8; + end + 1'd1: begin + main_reader_source_source_payload_last_be <= 1'd1; + end + 2'd2: begin + main_reader_source_source_payload_last_be <= 2'd2; + end + 2'd3: begin + main_reader_source_source_payload_last_be <= 3'd4; + end + endcase + end +end +assign main_reader_last = ((main_reader_counter + 3'd4) >= main_reader_fifo_source_payload_length); +assign main_reader_memory0_adr = main_reader_counter[10:2]; +assign main_reader_memory1_adr = main_reader_counter[10:2]; +always @(*) begin + main_reader_source_source_payload_data <= 32'd0; + case (main_reader_fifo_source_payload_slot) + 1'd0: begin + main_reader_source_source_payload_data <= main_reader_memory0_dat_r; + end + 1'd1: begin + main_reader_source_source_payload_data <= main_reader_memory1_dat_r; + end + endcase +end +assign main_reader_eventmanager_status_w = main_reader_done_status; +always @(*) begin + main_reader_done_clear <= 1'd0; + if ((main_reader_eventmanager_pending_re & main_reader_eventmanager_pending_r)) begin + main_reader_done_clear <= 1'd1; + end +end +assign main_reader_eventmanager_pending_w = main_reader_done_pending; +assign main_reader_irq = (main_reader_eventmanager_pending_w & main_reader_eventmanager_storage); +assign main_reader_done_status = 1'd0; +assign main_reader_fifo_syncfifo_din = {main_reader_fifo_fifo_in_last, main_reader_fifo_fifo_in_first, main_reader_fifo_fifo_in_payload_length, main_reader_fifo_fifo_in_payload_slot}; +assign {main_reader_fifo_fifo_out_last, main_reader_fifo_fifo_out_first, main_reader_fifo_fifo_out_payload_length, main_reader_fifo_fifo_out_payload_slot} = main_reader_fifo_syncfifo_dout; +assign main_reader_fifo_sink_ready = main_reader_fifo_syncfifo_writable; +assign main_reader_fifo_syncfifo_we = main_reader_fifo_sink_valid; +assign main_reader_fifo_fifo_in_first = main_reader_fifo_sink_first; +assign main_reader_fifo_fifo_in_last = main_reader_fifo_sink_last; +assign main_reader_fifo_fifo_in_payload_slot = main_reader_fifo_sink_payload_slot; +assign main_reader_fifo_fifo_in_payload_length = main_reader_fifo_sink_payload_length; +assign main_reader_fifo_source_valid = main_reader_fifo_syncfifo_readable; +assign main_reader_fifo_source_first = main_reader_fifo_fifo_out_first; +assign main_reader_fifo_source_last = main_reader_fifo_fifo_out_last; +assign main_reader_fifo_source_payload_slot = main_reader_fifo_fifo_out_payload_slot; +assign main_reader_fifo_source_payload_length = main_reader_fifo_fifo_out_payload_length; +assign main_reader_fifo_syncfifo_re = main_reader_fifo_source_ready; +always @(*) begin + main_reader_fifo_wrport_adr <= 1'd0; + if (main_reader_fifo_replace) begin + main_reader_fifo_wrport_adr <= (main_reader_fifo_produce - 1'd1); + end else begin + main_reader_fifo_wrport_adr <= main_reader_fifo_produce; + end +end +assign main_reader_fifo_wrport_dat_w = main_reader_fifo_syncfifo_din; +assign main_reader_fifo_wrport_we = (main_reader_fifo_syncfifo_we & (main_reader_fifo_syncfifo_writable | main_reader_fifo_replace)); +assign main_reader_fifo_do_read = (main_reader_fifo_syncfifo_readable & main_reader_fifo_syncfifo_re); +assign main_reader_fifo_rdport_adr = main_reader_fifo_consume; +assign main_reader_fifo_syncfifo_dout = main_reader_fifo_rdport_dat_r; +assign main_reader_fifo_syncfifo_writable = (main_reader_fifo_level != 2'd2); +assign main_reader_fifo_syncfifo_readable = (main_reader_fifo_level != 1'd0); +always @(*) begin + main_reader_done_trigger <= 1'd0; + main_reader_counter_reset <= 1'd0; + main_reader_counter_ce <= 1'd0; + builder_liteethmacsramreader_next_state <= 2'd0; + main_reader_fifo_source_ready <= 1'd0; + main_reader_source_source_last <= 1'd0; + main_reader_source_source_valid <= 1'd0; + builder_liteethmacsramreader_next_state <= builder_liteethmacsramreader_state; + case (builder_liteethmacsramreader_state) + 1'd1: begin + if ((~main_reader_last_d)) begin + builder_liteethmacsramreader_next_state <= 2'd2; + end else begin + builder_liteethmacsramreader_next_state <= 2'd3; + end + end + 2'd2: begin + main_reader_source_source_valid <= 1'd1; + main_reader_source_source_last <= main_reader_last; + if (main_reader_source_source_ready) begin + main_reader_counter_ce <= (~main_reader_last); + builder_liteethmacsramreader_next_state <= 1'd1; + end + end + 2'd3: begin + main_reader_fifo_source_ready <= 1'd1; + main_reader_done_trigger <= 1'd1; + builder_liteethmacsramreader_next_state <= 1'd0; + end + default: begin + main_reader_counter_reset <= 1'd1; + if (main_reader_fifo_source_valid) begin + builder_liteethmacsramreader_next_state <= 1'd1; + end + end + endcase +end +assign main_ev_irq = (main_writer_irq | main_reader_irq); +assign main_sram0_adr0 = main_sram0_bus_adr0[8:0]; +assign main_sram0_bus_dat_r0 = main_sram0_dat_r0; +assign main_sram1_adr0 = main_sram1_bus_adr0[8:0]; +assign main_sram1_bus_dat_r0 = main_sram1_dat_r0; +always @(*) begin + main_sram0_we <= 4'd0; + main_sram0_we[0] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[0]); + main_sram0_we[1] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[1]); + main_sram0_we[2] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[2]); + main_sram0_we[3] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[3]); +end +assign main_sram0_adr1 = main_sram0_bus_adr1[8:0]; +assign main_sram0_bus_dat_r1 = main_sram0_dat_r1; +assign main_sram0_dat_w = main_sram0_bus_dat_w1; +always @(*) begin + main_sram1_we <= 4'd0; + main_sram1_we[0] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[0]); + main_sram1_we[1] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[1]); + main_sram1_we[2] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[2]); + main_sram1_we[3] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[3]); +end +assign main_sram1_adr1 = main_sram1_bus_adr1[8:0]; +assign main_sram1_bus_dat_r1 = main_sram1_dat_r1; +assign main_sram1_dat_w = main_sram1_bus_dat_w1; +always @(*) begin + main_slave_sel <= 4'd0; + main_slave_sel[0] <= (main_bus_adr[10:9] == 1'd0); + main_slave_sel[1] <= (main_bus_adr[10:9] == 1'd1); + main_slave_sel[2] <= (main_bus_adr[10:9] == 2'd2); + main_slave_sel[3] <= (main_bus_adr[10:9] == 2'd3); +end +assign main_sram0_bus_adr0 = main_bus_adr; +assign main_sram0_bus_dat_w0 = main_bus_dat_w; +assign main_sram0_bus_sel0 = main_bus_sel; +assign main_sram0_bus_stb0 = main_bus_stb; +assign main_sram0_bus_we0 = main_bus_we; +assign main_sram0_bus_cti0 = main_bus_cti; +assign main_sram0_bus_bte0 = main_bus_bte; +assign main_sram1_bus_adr0 = main_bus_adr; +assign main_sram1_bus_dat_w0 = main_bus_dat_w; +assign main_sram1_bus_sel0 = main_bus_sel; +assign main_sram1_bus_stb0 = main_bus_stb; +assign main_sram1_bus_we0 = main_bus_we; +assign main_sram1_bus_cti0 = main_bus_cti; +assign main_sram1_bus_bte0 = main_bus_bte; +assign main_sram0_bus_adr1 = main_bus_adr; +assign main_sram0_bus_dat_w1 = main_bus_dat_w; +assign main_sram0_bus_sel1 = main_bus_sel; +assign main_sram0_bus_stb1 = main_bus_stb; +assign main_sram0_bus_we1 = main_bus_we; +assign main_sram0_bus_cti1 = main_bus_cti; +assign main_sram0_bus_bte1 = main_bus_bte; +assign main_sram1_bus_adr1 = main_bus_adr; +assign main_sram1_bus_dat_w1 = main_bus_dat_w; +assign main_sram1_bus_sel1 = main_bus_sel; +assign main_sram1_bus_stb1 = main_bus_stb; +assign main_sram1_bus_we1 = main_bus_we; +assign main_sram1_bus_cti1 = main_bus_cti; +assign main_sram1_bus_bte1 = main_bus_bte; +assign main_sram0_bus_cyc0 = (main_bus_cyc & main_slave_sel[0]); +assign main_sram1_bus_cyc0 = (main_bus_cyc & main_slave_sel[1]); +assign main_sram0_bus_cyc1 = (main_bus_cyc & main_slave_sel[2]); +assign main_sram1_bus_cyc1 = (main_bus_cyc & main_slave_sel[3]); +assign main_bus_ack = (((main_sram0_bus_ack0 | main_sram1_bus_ack0) | main_sram0_bus_ack1) | main_sram1_bus_ack1); +assign main_bus_err = (((main_sram0_bus_err0 | main_sram1_bus_err0) | main_sram0_bus_err1) | main_sram1_bus_err1); +assign main_bus_dat_r = (((({32{main_slave_sel_r[0]}} & main_sram0_bus_dat_r0) | ({32{main_slave_sel_r[1]}} & main_sram1_bus_dat_r0)) | ({32{main_slave_sel_r[2]}} & main_sram0_bus_dat_r1)) | ({32{main_slave_sel_r[3]}} & main_sram1_bus_dat_r1)); +assign main_ethernetsoc_interface0_wb_sdram_adr = builder_rhs_array_muxed36; +assign main_ethernetsoc_interface0_wb_sdram_dat_w = builder_rhs_array_muxed37; +assign main_ethernetsoc_interface0_wb_sdram_sel = builder_rhs_array_muxed38; +assign main_ethernetsoc_interface0_wb_sdram_cyc = builder_rhs_array_muxed39; +assign main_ethernetsoc_interface0_wb_sdram_stb = builder_rhs_array_muxed40; +assign main_ethernetsoc_interface0_wb_sdram_we = builder_rhs_array_muxed41; +assign main_ethernetsoc_interface0_wb_sdram_cti = builder_rhs_array_muxed42; +assign main_ethernetsoc_interface0_wb_sdram_bte = builder_rhs_array_muxed43; +assign main_ethernetsoc_interface1_wb_sdram_dat_r = main_ethernetsoc_interface0_wb_sdram_dat_r; +assign main_ethernetsoc_interface1_wb_sdram_ack = (main_ethernetsoc_interface0_wb_sdram_ack & (builder_wb_sdram_con_grant == 1'd0)); +assign main_ethernetsoc_interface1_wb_sdram_err = (main_ethernetsoc_interface0_wb_sdram_err & (builder_wb_sdram_con_grant == 1'd0)); +assign builder_wb_sdram_con_request = {main_ethernetsoc_interface1_wb_sdram_cyc}; +assign builder_wb_sdram_con_grant = 1'd0; +assign builder_ethernetsoc_shared_adr = builder_rhs_array_muxed44; +assign builder_ethernetsoc_shared_dat_w = builder_rhs_array_muxed45; +assign builder_ethernetsoc_shared_sel = builder_rhs_array_muxed46; +assign builder_ethernetsoc_shared_cyc = builder_rhs_array_muxed47; +assign builder_ethernetsoc_shared_stb = builder_rhs_array_muxed48; +assign builder_ethernetsoc_shared_we = builder_rhs_array_muxed49; +assign builder_ethernetsoc_shared_cti = builder_rhs_array_muxed50; +assign builder_ethernetsoc_shared_bte = builder_rhs_array_muxed51; +assign main_ethernetsoc_vexriscv_ibus_dat_r = builder_ethernetsoc_shared_dat_r; +assign main_ethernetsoc_vexriscv_dbus_dat_r = builder_ethernetsoc_shared_dat_r; +assign main_ethernetsoc_vexriscv_ibus_ack = (builder_ethernetsoc_shared_ack & (builder_ethernetsoc_grant == 1'd0)); +assign main_ethernetsoc_vexriscv_dbus_ack = (builder_ethernetsoc_shared_ack & (builder_ethernetsoc_grant == 1'd1)); +assign main_ethernetsoc_vexriscv_ibus_err = (builder_ethernetsoc_shared_err & (builder_ethernetsoc_grant == 1'd0)); +assign main_ethernetsoc_vexriscv_dbus_err = (builder_ethernetsoc_shared_err & (builder_ethernetsoc_grant == 1'd1)); +assign builder_ethernetsoc_request = {main_ethernetsoc_vexriscv_dbus_cyc, main_ethernetsoc_vexriscv_ibus_cyc}; +always @(*) begin + builder_ethernetsoc_slave_sel <= 5'd0; + builder_ethernetsoc_slave_sel[0] <= (builder_ethernetsoc_shared_adr[28:26] == 1'd0); + builder_ethernetsoc_slave_sel[1] <= (builder_ethernetsoc_shared_adr[28:26] == 1'd1); + builder_ethernetsoc_slave_sel[2] <= (builder_ethernetsoc_shared_adr[28:26] == 3'd6); + builder_ethernetsoc_slave_sel[3] <= (builder_ethernetsoc_shared_adr[28:26] == 3'd4); + builder_ethernetsoc_slave_sel[4] <= (builder_ethernetsoc_shared_adr[28:26] == 2'd3); +end +assign main_ethernetsoc_rom_bus_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_rom_bus_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_rom_bus_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_rom_bus_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_rom_bus_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_rom_bus_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_rom_bus_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_sram_bus_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_sram_bus_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_sram_bus_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_sram_bus_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_sram_bus_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_sram_bus_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_sram_bus_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_bus_wishbone_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_bus_wishbone_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_bus_wishbone_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_bus_wishbone_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_bus_wishbone_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_bus_wishbone_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_bus_wishbone_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_interface1_wb_sdram_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_interface1_wb_sdram_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_interface1_wb_sdram_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_interface1_wb_sdram_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_interface1_wb_sdram_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_interface1_wb_sdram_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_interface1_wb_sdram_bte = builder_ethernetsoc_shared_bte; +assign main_bus_adr = builder_ethernetsoc_shared_adr; +assign main_bus_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_bus_sel = builder_ethernetsoc_shared_sel; +assign main_bus_stb = builder_ethernetsoc_shared_stb; +assign main_bus_we = builder_ethernetsoc_shared_we; +assign main_bus_cti = builder_ethernetsoc_shared_cti; +assign main_bus_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_rom_bus_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[0]); +assign main_ethernetsoc_sram_bus_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[1]); +assign main_ethernetsoc_bus_wishbone_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[2]); +assign main_ethernetsoc_interface1_wb_sdram_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[3]); +assign main_bus_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[4]); +assign builder_ethernetsoc_shared_err = ((((main_ethernetsoc_rom_bus_err | main_ethernetsoc_sram_bus_err) | main_ethernetsoc_bus_wishbone_err) | main_ethernetsoc_interface1_wb_sdram_err) | main_bus_err); +assign builder_ethernetsoc_wait = ((builder_ethernetsoc_shared_stb & builder_ethernetsoc_shared_cyc) & (~builder_ethernetsoc_shared_ack)); +always @(*) begin + builder_ethernetsoc_shared_dat_r <= 32'd0; + builder_ethernetsoc_shared_ack <= 1'd0; + builder_ethernetsoc_error <= 1'd0; + builder_ethernetsoc_shared_ack <= ((((main_ethernetsoc_rom_bus_ack | main_ethernetsoc_sram_bus_ack) | main_ethernetsoc_bus_wishbone_ack) | main_ethernetsoc_interface1_wb_sdram_ack) | main_bus_ack); + builder_ethernetsoc_shared_dat_r <= ((((({32{builder_ethernetsoc_slave_sel_r[0]}} & main_ethernetsoc_rom_bus_dat_r) | ({32{builder_ethernetsoc_slave_sel_r[1]}} & main_ethernetsoc_sram_bus_dat_r)) | ({32{builder_ethernetsoc_slave_sel_r[2]}} & main_ethernetsoc_bus_wishbone_dat_r)) | ({32{builder_ethernetsoc_slave_sel_r[3]}} & main_ethernetsoc_interface1_wb_sdram_dat_r)) | ({32{builder_ethernetsoc_slave_sel_r[4]}} & main_bus_dat_r)); + if (builder_ethernetsoc_done) begin + builder_ethernetsoc_shared_dat_r <= 32'd4294967295; + builder_ethernetsoc_shared_ack <= 1'd1; + builder_ethernetsoc_error <= 1'd1; + end +end +assign builder_ethernetsoc_done = (builder_ethernetsoc_count == 1'd0); +assign builder_ethernetsoc_csrbank0_sel = (builder_ethernetsoc_interface0_bank_bus_adr[13:9] == 1'd0); +assign main_ethernetsoc_ctrl_reset_reset_r = builder_ethernetsoc_interface0_bank_bus_dat_w[0]; +assign main_ethernetsoc_ctrl_reset_reset_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 1'd0)); +assign builder_ethernetsoc_csrbank0_scratch3_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch3_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 1'd1)); +assign builder_ethernetsoc_csrbank0_scratch2_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch2_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 2'd2)); +assign builder_ethernetsoc_csrbank0_scratch1_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch1_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 2'd3)); +assign builder_ethernetsoc_csrbank0_scratch0_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch0_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd4)); +assign builder_ethernetsoc_csrbank0_bus_errors3_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors3_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd5)); +assign builder_ethernetsoc_csrbank0_bus_errors2_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors2_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd6)); +assign builder_ethernetsoc_csrbank0_bus_errors1_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors1_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd7)); +assign builder_ethernetsoc_csrbank0_bus_errors0_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors0_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 4'd8)); +assign main_ethernetsoc_ctrl_storage = main_ethernetsoc_ctrl_storage_full[31:0]; +assign builder_ethernetsoc_csrbank0_scratch3_w = main_ethernetsoc_ctrl_storage_full[31:24]; +assign builder_ethernetsoc_csrbank0_scratch2_w = main_ethernetsoc_ctrl_storage_full[23:16]; +assign builder_ethernetsoc_csrbank0_scratch1_w = main_ethernetsoc_ctrl_storage_full[15:8]; +assign builder_ethernetsoc_csrbank0_scratch0_w = main_ethernetsoc_ctrl_storage_full[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors3_w = main_ethernetsoc_ctrl_bus_errors_status[31:24]; +assign builder_ethernetsoc_csrbank0_bus_errors2_w = main_ethernetsoc_ctrl_bus_errors_status[23:16]; +assign builder_ethernetsoc_csrbank0_bus_errors1_w = main_ethernetsoc_ctrl_bus_errors_status[15:8]; +assign builder_ethernetsoc_csrbank0_bus_errors0_w = main_ethernetsoc_ctrl_bus_errors_status[7:0]; +assign builder_ethernetsoc_csrbank1_sel = (builder_ethernetsoc_interface1_bank_bus_adr[13:9] == 3'd5); +assign builder_ethernetsoc_csrbank1_half_sys8x_taps0_r = builder_ethernetsoc_interface1_bank_bus_dat_w[3:0]; +assign builder_ethernetsoc_csrbank1_half_sys8x_taps0_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 1'd0)); +assign main_ethernetsoc_a7ddrphy_cdly_rst_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_cdly_rst_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 1'd1)); +assign main_ethernetsoc_a7ddrphy_cdly_inc_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_cdly_inc_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 2'd2)); +assign builder_ethernetsoc_csrbank1_dly_sel0_r = builder_ethernetsoc_interface1_bank_bus_dat_w[1:0]; +assign builder_ethernetsoc_csrbank1_dly_sel0_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 2'd3)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_rst_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_rst_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd4)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_inc_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_inc_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd5)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd6)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd7)); +assign main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage = main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full[3:0]; +assign builder_ethernetsoc_csrbank1_half_sys8x_taps0_w = main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full[3:0]; +assign main_ethernetsoc_a7ddrphy_dly_sel_storage = main_ethernetsoc_a7ddrphy_dly_sel_storage_full[1:0]; +assign builder_ethernetsoc_csrbank1_dly_sel0_w = main_ethernetsoc_a7ddrphy_dly_sel_storage_full[1:0]; +assign builder_ethernetsoc_csrbank2_sel = (builder_ethernetsoc_interface2_bank_bus_adr[13:9] == 3'd7); +assign builder_ethernetsoc_csrbank2_sram_writer_slot_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_writer_slot_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 1'd0)); +assign builder_ethernetsoc_csrbank2_sram_writer_length3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 1'd1)); +assign builder_ethernetsoc_csrbank2_sram_writer_length2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 2'd2)); +assign builder_ethernetsoc_csrbank2_sram_writer_length1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 2'd3)); +assign builder_ethernetsoc_csrbank2_sram_writer_length0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd4)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd5)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd6)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd7)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd8)); +assign main_writer_status_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_writer_status_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd9)); +assign main_writer_pending_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_writer_pending_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd10)); +assign builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd11)); +assign main_reader_start_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_reader_start_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd12)); +assign builder_ethernetsoc_csrbank2_sram_reader_ready_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_reader_ready_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd13)); +assign builder_ethernetsoc_csrbank2_sram_reader_level_r = builder_ethernetsoc_interface2_bank_bus_dat_w[1:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_level_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd14)); +assign builder_ethernetsoc_csrbank2_sram_reader_slot0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_reader_slot0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd15)); +assign builder_ethernetsoc_csrbank2_sram_reader_length1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_length1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd16)); +assign builder_ethernetsoc_csrbank2_sram_reader_length0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_length0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd17)); +assign main_reader_eventmanager_status_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_reader_eventmanager_status_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd18)); +assign main_reader_eventmanager_pending_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_reader_eventmanager_pending_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd19)); +assign builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd20)); +assign builder_ethernetsoc_csrbank2_preamble_crc_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_preamble_crc_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd21)); +assign builder_ethernetsoc_csrbank2_preamble_errors3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd22)); +assign builder_ethernetsoc_csrbank2_preamble_errors2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd23)); +assign builder_ethernetsoc_csrbank2_preamble_errors1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd24)); +assign builder_ethernetsoc_csrbank2_preamble_errors0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd25)); +assign builder_ethernetsoc_csrbank2_crc_errors3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd26)); +assign builder_ethernetsoc_csrbank2_crc_errors2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd27)); +assign builder_ethernetsoc_csrbank2_crc_errors1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd28)); +assign builder_ethernetsoc_csrbank2_crc_errors0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd29)); +assign builder_ethernetsoc_csrbank2_sram_writer_slot_w = main_writer_slot_status; +assign builder_ethernetsoc_csrbank2_sram_writer_length3_w = main_writer_length_status[31:24]; +assign builder_ethernetsoc_csrbank2_sram_writer_length2_w = main_writer_length_status[23:16]; +assign builder_ethernetsoc_csrbank2_sram_writer_length1_w = main_writer_length_status[15:8]; +assign builder_ethernetsoc_csrbank2_sram_writer_length0_w = main_writer_length_status[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors3_w = main_writer_errors_status[31:24]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors2_w = main_writer_errors_status[23:16]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors1_w = main_writer_errors_status[15:8]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors0_w = main_writer_errors_status[7:0]; +assign main_writer_storage = main_writer_storage_full; +assign builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_w = main_writer_storage_full; +assign builder_ethernetsoc_csrbank2_sram_reader_ready_w = main_reader_ready_status; +assign builder_ethernetsoc_csrbank2_sram_reader_level_w = main_reader_level_status[1:0]; +assign main_reader_slot_storage = main_reader_slot_storage_full; +assign builder_ethernetsoc_csrbank2_sram_reader_slot0_w = main_reader_slot_storage_full; +assign main_reader_length_storage = main_reader_length_storage_full[10:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_length1_w = main_reader_length_storage_full[10:8]; +assign builder_ethernetsoc_csrbank2_sram_reader_length0_w = main_reader_length_storage_full[7:0]; +assign main_reader_eventmanager_storage = main_reader_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_w = main_reader_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank2_preamble_crc_w = main_preamble_crc_status; +assign builder_ethernetsoc_csrbank2_preamble_errors3_w = main_preamble_errors_status[31:24]; +assign builder_ethernetsoc_csrbank2_preamble_errors2_w = main_preamble_errors_status[23:16]; +assign builder_ethernetsoc_csrbank2_preamble_errors1_w = main_preamble_errors_status[15:8]; +assign builder_ethernetsoc_csrbank2_preamble_errors0_w = main_preamble_errors_status[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors3_w = main_crc_errors_status[31:24]; +assign builder_ethernetsoc_csrbank2_crc_errors2_w = main_crc_errors_status[23:16]; +assign builder_ethernetsoc_csrbank2_crc_errors1_w = main_crc_errors_status[15:8]; +assign builder_ethernetsoc_csrbank2_crc_errors0_w = main_crc_errors_status[7:0]; +assign builder_ethernetsoc_csrbank3_sel = (builder_ethernetsoc_interface3_bank_bus_adr[13:9] == 3'd6); +assign builder_ethernetsoc_csrbank3_crg_reset0_r = builder_ethernetsoc_interface3_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank3_crg_reset0_re = ((builder_ethernetsoc_csrbank3_sel & builder_ethernetsoc_interface3_bank_bus_we) & (builder_ethernetsoc_interface3_bank_bus_adr[1:0] == 1'd0)); +assign builder_ethernetsoc_csrbank3_mdio_w0_r = builder_ethernetsoc_interface3_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank3_mdio_w0_re = ((builder_ethernetsoc_csrbank3_sel & builder_ethernetsoc_interface3_bank_bus_we) & (builder_ethernetsoc_interface3_bank_bus_adr[1:0] == 1'd1)); +assign builder_ethernetsoc_csrbank3_mdio_r_r = builder_ethernetsoc_interface3_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank3_mdio_r_re = ((builder_ethernetsoc_csrbank3_sel & builder_ethernetsoc_interface3_bank_bus_we) & (builder_ethernetsoc_interface3_bank_bus_adr[1:0] == 2'd2)); +assign main_ethphy_reset_storage = main_ethphy_reset_storage_full; +assign builder_ethernetsoc_csrbank3_crg_reset0_w = main_ethphy_reset_storage_full; +assign main_ethphy_storage = main_ethphy_storage_full[2:0]; +assign builder_ethernetsoc_csrbank3_mdio_w0_w = main_ethphy_storage_full[2:0]; +assign builder_ethernetsoc_csrbank3_mdio_r_w = main_ethphy_status; +assign builder_ethernetsoc_csrbank4_sel = (builder_ethernetsoc_interface4_bank_bus_adr[13:9] == 4'd8); +assign builder_ethernetsoc_csrbank4_dfii_control0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[3:0]; +assign builder_ethernetsoc_csrbank4_dfii_control0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 1'd0)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 1'd1)); +assign main_ethernetsoc_sdram_phaseinjector0_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector0_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 2'd2)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 2'd3)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd4)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd5)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd6)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd7)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd8)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd9)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd10)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd11)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd12)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd13)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd14)); +assign main_ethernetsoc_sdram_phaseinjector1_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector1_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd15)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd16)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd17)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd18)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd19)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd20)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd21)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd22)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd23)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd24)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd25)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd26)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd27)); +assign main_ethernetsoc_sdram_phaseinjector2_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector2_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd28)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd29)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd30)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd31)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd32)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd33)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd34)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd35)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd36)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd37)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd38)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd39)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd40)); +assign main_ethernetsoc_sdram_phaseinjector3_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector3_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd41)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd42)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd43)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd44)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd45)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd46)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd47)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd48)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd49)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd50)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd51)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd52)); +assign main_ethernetsoc_sdram_storage = main_ethernetsoc_sdram_storage_full[3:0]; +assign builder_ethernetsoc_csrbank4_dfii_control0_w = main_ethernetsoc_sdram_storage_full[3:0]; +assign main_ethernetsoc_sdram_phaseinjector0_command_storage = main_ethernetsoc_sdram_phaseinjector0_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_command0_w = main_ethernetsoc_sdram_phaseinjector0_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector0_address_storage = main_ethernetsoc_sdram_phaseinjector0_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address1_w = main_ethernetsoc_sdram_phaseinjector0_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address0_w = main_ethernetsoc_sdram_phaseinjector0_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector0_baddress_storage = main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_w = main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector0_wrdata_storage = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_w = main_ethernetsoc_sdram_phaseinjector0_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_w = main_ethernetsoc_sdram_phaseinjector0_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_w = main_ethernetsoc_sdram_phaseinjector0_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_w = main_ethernetsoc_sdram_phaseinjector0_status[7:0]; +assign main_ethernetsoc_sdram_phaseinjector1_command_storage = main_ethernetsoc_sdram_phaseinjector1_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_command0_w = main_ethernetsoc_sdram_phaseinjector1_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector1_address_storage = main_ethernetsoc_sdram_phaseinjector1_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address1_w = main_ethernetsoc_sdram_phaseinjector1_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address0_w = main_ethernetsoc_sdram_phaseinjector1_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector1_baddress_storage = main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_w = main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector1_wrdata_storage = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_w = main_ethernetsoc_sdram_phaseinjector1_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_w = main_ethernetsoc_sdram_phaseinjector1_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_w = main_ethernetsoc_sdram_phaseinjector1_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_w = main_ethernetsoc_sdram_phaseinjector1_status[7:0]; +assign main_ethernetsoc_sdram_phaseinjector2_command_storage = main_ethernetsoc_sdram_phaseinjector2_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_command0_w = main_ethernetsoc_sdram_phaseinjector2_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector2_address_storage = main_ethernetsoc_sdram_phaseinjector2_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address1_w = main_ethernetsoc_sdram_phaseinjector2_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address0_w = main_ethernetsoc_sdram_phaseinjector2_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector2_baddress_storage = main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_w = main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector2_wrdata_storage = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_w = main_ethernetsoc_sdram_phaseinjector2_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_w = main_ethernetsoc_sdram_phaseinjector2_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_w = main_ethernetsoc_sdram_phaseinjector2_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_w = main_ethernetsoc_sdram_phaseinjector2_status[7:0]; +assign main_ethernetsoc_sdram_phaseinjector3_command_storage = main_ethernetsoc_sdram_phaseinjector3_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_command0_w = main_ethernetsoc_sdram_phaseinjector3_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector3_address_storage = main_ethernetsoc_sdram_phaseinjector3_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address1_w = main_ethernetsoc_sdram_phaseinjector3_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address0_w = main_ethernetsoc_sdram_phaseinjector3_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector3_baddress_storage = main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_w = main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector3_wrdata_storage = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_w = main_ethernetsoc_sdram_phaseinjector3_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_w = main_ethernetsoc_sdram_phaseinjector3_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_w = main_ethernetsoc_sdram_phaseinjector3_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_w = main_ethernetsoc_sdram_phaseinjector3_status[7:0]; +assign builder_ethernetsoc_csrbank5_sel = (builder_ethernetsoc_interface5_bank_bus_adr[13:9] == 3'd4); +assign builder_ethernetsoc_csrbank5_load3_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load3_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 1'd0)); +assign builder_ethernetsoc_csrbank5_load2_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load2_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 1'd1)); +assign builder_ethernetsoc_csrbank5_load1_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load1_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 2'd2)); +assign builder_ethernetsoc_csrbank5_load0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 2'd3)); +assign builder_ethernetsoc_csrbank5_reload3_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload3_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd4)); +assign builder_ethernetsoc_csrbank5_reload2_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload2_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd5)); +assign builder_ethernetsoc_csrbank5_reload1_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload1_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd6)); +assign builder_ethernetsoc_csrbank5_reload0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd7)); +assign builder_ethernetsoc_csrbank5_en0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank5_en0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd8)); +assign main_ethernetsoc_timer0_update_value_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign main_ethernetsoc_timer0_update_value_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd9)); +assign builder_ethernetsoc_csrbank5_value3_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value3_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd10)); +assign builder_ethernetsoc_csrbank5_value2_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value2_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd11)); +assign builder_ethernetsoc_csrbank5_value1_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value1_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd12)); +assign builder_ethernetsoc_csrbank5_value0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd13)); +assign main_ethernetsoc_timer0_eventmanager_status_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign main_ethernetsoc_timer0_eventmanager_status_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd14)); +assign main_ethernetsoc_timer0_eventmanager_pending_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign main_ethernetsoc_timer0_eventmanager_pending_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd15)); +assign builder_ethernetsoc_csrbank5_ev_enable0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank5_ev_enable0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 5'd16)); +assign main_ethernetsoc_timer0_load_storage = main_ethernetsoc_timer0_load_storage_full[31:0]; +assign builder_ethernetsoc_csrbank5_load3_w = main_ethernetsoc_timer0_load_storage_full[31:24]; +assign builder_ethernetsoc_csrbank5_load2_w = main_ethernetsoc_timer0_load_storage_full[23:16]; +assign builder_ethernetsoc_csrbank5_load1_w = main_ethernetsoc_timer0_load_storage_full[15:8]; +assign builder_ethernetsoc_csrbank5_load0_w = main_ethernetsoc_timer0_load_storage_full[7:0]; +assign main_ethernetsoc_timer0_reload_storage = main_ethernetsoc_timer0_reload_storage_full[31:0]; +assign builder_ethernetsoc_csrbank5_reload3_w = main_ethernetsoc_timer0_reload_storage_full[31:24]; +assign builder_ethernetsoc_csrbank5_reload2_w = main_ethernetsoc_timer0_reload_storage_full[23:16]; +assign builder_ethernetsoc_csrbank5_reload1_w = main_ethernetsoc_timer0_reload_storage_full[15:8]; +assign builder_ethernetsoc_csrbank5_reload0_w = main_ethernetsoc_timer0_reload_storage_full[7:0]; +assign main_ethernetsoc_timer0_en_storage = main_ethernetsoc_timer0_en_storage_full; +assign builder_ethernetsoc_csrbank5_en0_w = main_ethernetsoc_timer0_en_storage_full; +assign builder_ethernetsoc_csrbank5_value3_w = main_ethernetsoc_timer0_value_status[31:24]; +assign builder_ethernetsoc_csrbank5_value2_w = main_ethernetsoc_timer0_value_status[23:16]; +assign builder_ethernetsoc_csrbank5_value1_w = main_ethernetsoc_timer0_value_status[15:8]; +assign builder_ethernetsoc_csrbank5_value0_w = main_ethernetsoc_timer0_value_status[7:0]; +assign main_ethernetsoc_timer0_eventmanager_storage = main_ethernetsoc_timer0_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank5_ev_enable0_w = main_ethernetsoc_timer0_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank6_sel = (builder_ethernetsoc_interface6_bank_bus_adr[13:9] == 2'd3); +assign main_ethernetsoc_uart_rxtx_r = builder_ethernetsoc_interface6_bank_bus_dat_w[7:0]; +assign main_ethernetsoc_uart_rxtx_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 1'd0)); +assign builder_ethernetsoc_csrbank6_txfull_r = builder_ethernetsoc_interface6_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank6_txfull_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 1'd1)); +assign builder_ethernetsoc_csrbank6_rxempty_r = builder_ethernetsoc_interface6_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank6_rxempty_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 2'd2)); +assign main_ethernetsoc_uart_eventmanager_status_r = builder_ethernetsoc_interface6_bank_bus_dat_w[1:0]; +assign main_ethernetsoc_uart_eventmanager_status_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 2'd3)); +assign main_ethernetsoc_uart_eventmanager_pending_r = builder_ethernetsoc_interface6_bank_bus_dat_w[1:0]; +assign main_ethernetsoc_uart_eventmanager_pending_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 3'd4)); +assign builder_ethernetsoc_csrbank6_ev_enable0_r = builder_ethernetsoc_interface6_bank_bus_dat_w[1:0]; +assign builder_ethernetsoc_csrbank6_ev_enable0_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 3'd5)); +assign builder_ethernetsoc_csrbank6_txfull_w = main_ethernetsoc_uart_txfull_status; +assign builder_ethernetsoc_csrbank6_rxempty_w = main_ethernetsoc_uart_rxempty_status; +assign main_ethernetsoc_uart_eventmanager_storage = main_ethernetsoc_uart_eventmanager_storage_full[1:0]; +assign builder_ethernetsoc_csrbank6_ev_enable0_w = main_ethernetsoc_uart_eventmanager_storage_full[1:0]; +assign builder_ethernetsoc_csrbank7_sel = (builder_ethernetsoc_interface7_bank_bus_adr[13:9] == 2'd2); +assign builder_ethernetsoc_csrbank7_tuning_word3_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word3_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 1'd0)); +assign builder_ethernetsoc_csrbank7_tuning_word2_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word2_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 1'd1)); +assign builder_ethernetsoc_csrbank7_tuning_word1_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word1_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 2'd2)); +assign builder_ethernetsoc_csrbank7_tuning_word0_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word0_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 2'd3)); +assign main_ethernetsoc_uart_phy_storage = main_ethernetsoc_uart_phy_storage_full[31:0]; +assign builder_ethernetsoc_csrbank7_tuning_word3_w = main_ethernetsoc_uart_phy_storage_full[31:24]; +assign builder_ethernetsoc_csrbank7_tuning_word2_w = main_ethernetsoc_uart_phy_storage_full[23:16]; +assign builder_ethernetsoc_csrbank7_tuning_word1_w = main_ethernetsoc_uart_phy_storage_full[15:8]; +assign builder_ethernetsoc_csrbank7_tuning_word0_w = main_ethernetsoc_uart_phy_storage_full[7:0]; +assign builder_ethernetsoc_adr = main_ethernetsoc_interface_adr; +assign builder_ethernetsoc_we = main_ethernetsoc_interface_we; +assign builder_ethernetsoc_dat_w = main_ethernetsoc_interface_dat_w; +assign main_ethernetsoc_interface_dat_r = builder_ethernetsoc_dat_r; +assign builder_ethernetsoc_interface0_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface1_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface2_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface3_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface4_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface5_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface6_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface7_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface0_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface1_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface2_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface3_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface4_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface5_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface6_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface7_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface0_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface1_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface2_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface3_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface4_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface5_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface6_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface7_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_dat_r = (((((((builder_ethernetsoc_interface0_bank_bus_dat_r | builder_ethernetsoc_interface1_bank_bus_dat_r) | builder_ethernetsoc_interface2_bank_bus_dat_r) | builder_ethernetsoc_interface3_bank_bus_dat_r) | builder_ethernetsoc_interface4_bank_bus_dat_r) | builder_ethernetsoc_interface5_bank_bus_dat_r) | builder_ethernetsoc_interface6_bank_bus_dat_r) | builder_ethernetsoc_interface7_bank_bus_dat_r); +always @(*) begin + builder_rhs_array_muxed0 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[0]; + end + 1'd1: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[1]; + end + 2'd2: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[2]; + end + 2'd3: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[3]; + end + 3'd4: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[4]; + end + 3'd5: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[5]; + end + 3'd6: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[6]; + end + default: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[7]; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed1 <= 14'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_a; + end + 1'd1: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_a; + end + 2'd2: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_a; + end + 2'd3: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_a; + end + 3'd4: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_a; + end + 3'd5: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_a; + end + 3'd6: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_a; + end + default: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed2 <= 3'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba; + end + 1'd1: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba; + end + 2'd2: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba; + end + 2'd3: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba; + end + 3'd4: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba; + end + 3'd5: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba; + end + 3'd6: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba; + end + default: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed3 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read; + end + 1'd1: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read; + end + 2'd2: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read; + end + 2'd3: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read; + end + 3'd4: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read; + end + 3'd5: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read; + end + 3'd6: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read; + end + default: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed4 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write; + end + 1'd1: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write; + end + 2'd2: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write; + end + 2'd3: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write; + end + 3'd4: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write; + end + 3'd5: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write; + end + 3'd6: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write; + end + default: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed5 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd; + end + 1'd1: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd; + end + 2'd2: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd; + end + 2'd3: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd; + end + 3'd4: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd; + end + 3'd5: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd; + end + 3'd6: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd; + end + default: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd; + end + endcase +end +always @(*) begin + builder_t_array_muxed0 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas; + end + 1'd1: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas; + end + 2'd2: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas; + end + 2'd3: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas; + end + 3'd4: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas; + end + 3'd5: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas; + end + 3'd6: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas; + end + default: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas; + end + endcase +end +always @(*) begin + builder_t_array_muxed1 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras; + end + 1'd1: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras; + end + 2'd2: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras; + end + 2'd3: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras; + end + 3'd4: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras; + end + 3'd5: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras; + end + 3'd6: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras; + end + default: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras; + end + endcase +end +always @(*) begin + builder_t_array_muxed2 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_we; + end + 1'd1: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_we; + end + 2'd2: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_we; + end + 2'd3: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_we; + end + 3'd4: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_we; + end + 3'd5: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_we; + end + 3'd6: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_we; + end + default: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed6 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[0]; + end + 1'd1: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[1]; + end + 2'd2: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[2]; + end + 2'd3: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[3]; + end + 3'd4: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[4]; + end + 3'd5: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[5]; + end + 3'd6: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[6]; + end + default: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[7]; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed7 <= 14'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_a; + end + 1'd1: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_a; + end + 2'd2: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_a; + end + 2'd3: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_a; + end + 3'd4: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_a; + end + 3'd5: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_a; + end + 3'd6: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_a; + end + default: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed8 <= 3'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba; + end + 1'd1: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba; + end + 2'd2: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba; + end + 2'd3: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba; + end + 3'd4: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba; + end + 3'd5: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba; + end + 3'd6: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba; + end + default: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed9 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read; + end + 1'd1: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read; + end + 2'd2: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read; + end + 2'd3: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read; + end + 3'd4: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read; + end + 3'd5: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read; + end + 3'd6: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read; + end + default: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed10 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write; + end + 1'd1: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write; + end + 2'd2: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write; + end + 2'd3: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write; + end + 3'd4: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write; + end + 3'd5: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write; + end + 3'd6: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write; + end + default: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed11 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd; + end + 1'd1: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd; + end + 2'd2: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd; + end + 2'd3: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd; + end + 3'd4: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd; + end + 3'd5: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd; + end + 3'd6: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd; + end + default: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd; + end + endcase +end +always @(*) begin + builder_t_array_muxed3 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas; + end + 1'd1: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas; + end + 2'd2: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas; + end + 2'd3: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas; + end + 3'd4: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas; + end + 3'd5: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas; + end + 3'd6: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas; + end + default: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas; + end + endcase +end +always @(*) begin + builder_t_array_muxed4 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras; + end + 1'd1: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras; + end + 2'd2: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras; + end + 2'd3: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras; + end + 3'd4: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras; + end + 3'd5: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras; + end + 3'd6: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras; + end + default: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras; + end + endcase +end +always @(*) begin + builder_t_array_muxed5 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_we; + end + 1'd1: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_we; + end + 2'd2: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_we; + end + 2'd3: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_we; + end + 3'd4: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_we; + end + 3'd5: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_we; + end + 3'd6: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_we; + end + default: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed12 <= 21'd0; + case (builder_roundrobin0_grant) + default: begin + builder_rhs_array_muxed12 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed13 <= 1'd0; + case (builder_roundrobin0_grant) + default: begin + builder_rhs_array_muxed13 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed14 <= 1'd0; + case (builder_roundrobin0_grant) + default: begin + builder_rhs_array_muxed14 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed15 <= 21'd0; + case (builder_roundrobin1_grant) + default: begin + builder_rhs_array_muxed15 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed16 <= 1'd0; + case (builder_roundrobin1_grant) + default: begin + builder_rhs_array_muxed16 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed17 <= 1'd0; + case (builder_roundrobin1_grant) + default: begin + builder_rhs_array_muxed17 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed18 <= 21'd0; + case (builder_roundrobin2_grant) + default: begin + builder_rhs_array_muxed18 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed19 <= 1'd0; + case (builder_roundrobin2_grant) + default: begin + builder_rhs_array_muxed19 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed20 <= 1'd0; + case (builder_roundrobin2_grant) + default: begin + builder_rhs_array_muxed20 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed21 <= 21'd0; + case (builder_roundrobin3_grant) + default: begin + builder_rhs_array_muxed21 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed22 <= 1'd0; + case (builder_roundrobin3_grant) + default: begin + builder_rhs_array_muxed22 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed23 <= 1'd0; + case (builder_roundrobin3_grant) + default: begin + builder_rhs_array_muxed23 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed24 <= 21'd0; + case (builder_roundrobin4_grant) + default: begin + builder_rhs_array_muxed24 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed25 <= 1'd0; + case (builder_roundrobin4_grant) + default: begin + builder_rhs_array_muxed25 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed26 <= 1'd0; + case (builder_roundrobin4_grant) + default: begin + builder_rhs_array_muxed26 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed27 <= 21'd0; + case (builder_roundrobin5_grant) + default: begin + builder_rhs_array_muxed27 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed28 <= 1'd0; + case (builder_roundrobin5_grant) + default: begin + builder_rhs_array_muxed28 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed29 <= 1'd0; + case (builder_roundrobin5_grant) + default: begin + builder_rhs_array_muxed29 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed30 <= 21'd0; + case (builder_roundrobin6_grant) + default: begin + builder_rhs_array_muxed30 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed31 <= 1'd0; + case (builder_roundrobin6_grant) + default: begin + builder_rhs_array_muxed31 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed32 <= 1'd0; + case (builder_roundrobin6_grant) + default: begin + builder_rhs_array_muxed32 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed33 <= 21'd0; + case (builder_roundrobin7_grant) + default: begin + builder_rhs_array_muxed33 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed34 <= 1'd0; + case (builder_roundrobin7_grant) + default: begin + builder_rhs_array_muxed34 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed35 <= 1'd0; + case (builder_roundrobin7_grant) + default: begin + builder_rhs_array_muxed35 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed36 <= 30'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed36 <= main_ethernetsoc_interface1_wb_sdram_adr; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed37 <= 32'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed37 <= main_ethernetsoc_interface1_wb_sdram_dat_w; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed38 <= 4'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed38 <= main_ethernetsoc_interface1_wb_sdram_sel; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed39 <= 1'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed39 <= main_ethernetsoc_interface1_wb_sdram_cyc; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed40 <= 1'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed40 <= main_ethernetsoc_interface1_wb_sdram_stb; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed41 <= 1'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed41 <= main_ethernetsoc_interface1_wb_sdram_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed42 <= 3'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed42 <= main_ethernetsoc_interface1_wb_sdram_cti; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed43 <= 2'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed43 <= main_ethernetsoc_interface1_wb_sdram_bte; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed44 <= 30'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed44 <= main_ethernetsoc_vexriscv_ibus_adr; + end + default: begin + builder_rhs_array_muxed44 <= main_ethernetsoc_vexriscv_dbus_adr; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed45 <= 32'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed45 <= main_ethernetsoc_vexriscv_ibus_dat_w; + end + default: begin + builder_rhs_array_muxed45 <= main_ethernetsoc_vexriscv_dbus_dat_w; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed46 <= 4'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed46 <= main_ethernetsoc_vexriscv_ibus_sel; + end + default: begin + builder_rhs_array_muxed46 <= main_ethernetsoc_vexriscv_dbus_sel; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed47 <= 1'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed47 <= main_ethernetsoc_vexriscv_ibus_cyc; + end + default: begin + builder_rhs_array_muxed47 <= main_ethernetsoc_vexriscv_dbus_cyc; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed48 <= 1'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed48 <= main_ethernetsoc_vexriscv_ibus_stb; + end + default: begin + builder_rhs_array_muxed48 <= main_ethernetsoc_vexriscv_dbus_stb; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed49 <= 1'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed49 <= main_ethernetsoc_vexriscv_ibus_we; + end + default: begin + builder_rhs_array_muxed49 <= main_ethernetsoc_vexriscv_dbus_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed50 <= 3'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed50 <= main_ethernetsoc_vexriscv_ibus_cti; + end + default: begin + builder_rhs_array_muxed50 <= main_ethernetsoc_vexriscv_dbus_cti; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed51 <= 2'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed51 <= main_ethernetsoc_vexriscv_ibus_bte; + end + default: begin + builder_rhs_array_muxed51 <= main_ethernetsoc_vexriscv_dbus_bte; + end + endcase +end +always @(*) begin + builder_array_muxed0 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed1 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed2 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed2 <= 1'd0; + end + 1'd1: begin + builder_array_muxed2 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed2 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed2 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed3 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed3 <= 1'd0; + end + 1'd1: begin + builder_array_muxed3 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed3 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed3 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed4 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed4 <= 1'd0; + end + 1'd1: begin + builder_array_muxed4 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed4 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed4 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed5 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed5 <= 1'd0; + end + 1'd1: begin + builder_array_muxed5 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed5 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed5 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed6 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed6 <= 1'd0; + end + 1'd1: begin + builder_array_muxed6 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed6 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed6 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +always @(*) begin + builder_array_muxed7 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed8 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed9 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed9 <= 1'd0; + end + 1'd1: begin + builder_array_muxed9 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed9 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed9 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed10 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed10 <= 1'd0; + end + 1'd1: begin + builder_array_muxed10 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed10 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed10 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed11 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed11 <= 1'd0; + end + 1'd1: begin + builder_array_muxed11 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed11 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed11 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed12 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed12 <= 1'd0; + end + 1'd1: begin + builder_array_muxed12 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed12 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed12 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed13 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed13 <= 1'd0; + end + 1'd1: begin + builder_array_muxed13 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed13 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed13 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +always @(*) begin + builder_array_muxed14 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed15 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed16 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed16 <= 1'd0; + end + 1'd1: begin + builder_array_muxed16 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed16 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed16 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed17 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed17 <= 1'd0; + end + 1'd1: begin + builder_array_muxed17 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed17 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed17 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed18 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed18 <= 1'd0; + end + 1'd1: begin + builder_array_muxed18 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed18 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed18 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed19 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed19 <= 1'd0; + end + 1'd1: begin + builder_array_muxed19 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed19 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed19 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed20 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed20 <= 1'd0; + end + 1'd1: begin + builder_array_muxed20 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed20 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed20 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +always @(*) begin + builder_array_muxed21 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed22 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed23 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed23 <= 1'd0; + end + 1'd1: begin + builder_array_muxed23 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed23 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed23 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed24 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed24 <= 1'd0; + end + 1'd1: begin + builder_array_muxed24 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed24 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed24 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed25 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed25 <= 1'd0; + end + 1'd1: begin + builder_array_muxed25 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed25 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed25 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed26 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed26 <= 1'd0; + end + 1'd1: begin + builder_array_muxed26 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed26 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed26 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed27 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed27 <= 1'd0; + end + 1'd1: begin + builder_array_muxed27 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed27 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed27 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +assign main_ethernetsoc_uart_phy_rx = builder_xilinxmultiregimpl0_regs1; +assign builder_xilinxasyncresetsynchronizerimpl0 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl1 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl2 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl3 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl4 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign main_ethphy_status = builder_xilinxmultiregimpl1_regs1; +assign main_ps_preamble_error_toggle_o = builder_xilinxmultiregimpl2_regs1; +assign main_ps_crc_error_toggle_o = builder_xilinxmultiregimpl3_regs1; +assign main_tx_cdc_produce_rdomain = builder_xilinxmultiregimpl4_regs1; +assign main_tx_cdc_consume_wdomain = builder_xilinxmultiregimpl5_regs1; +assign main_rx_cdc_produce_rdomain = builder_xilinxmultiregimpl6_regs1; +assign main_rx_cdc_consume_wdomain = builder_xilinxmultiregimpl7_regs1; + +always @(posedge clk200_clk) begin + if ((main_ethernetsoc_reset_counter != 1'd0)) begin + main_ethernetsoc_reset_counter <= (main_ethernetsoc_reset_counter - 1'd1); + end else begin + main_ethernetsoc_ic_reset <= 1'd0; + end + if (clk200_rst) begin + main_ethernetsoc_reset_counter <= 4'd15; + main_ethernetsoc_ic_reset <= 1'd1; + end +end + +always @(posedge eth_rx_clk) begin + main_ethphy_liteethphymiirx_converter_reset <= (~eth_rx_dv); + main_ethphy_liteethphymiirx_converter_sink_valid <= 1'd1; + main_ethphy_liteethphymiirx_converter_sink_payload_data <= eth_rx_data; + if (main_ethphy_liteethphymiirx_converter_converter_source_ready) begin + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd0; + end + if (main_ethphy_liteethphymiirx_converter_converter_load_part) begin + if (((main_ethphy_liteethphymiirx_converter_converter_demux == 1'd1) | main_ethphy_liteethphymiirx_converter_converter_sink_last)) begin + main_ethphy_liteethphymiirx_converter_converter_demux <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd1; + end else begin + main_ethphy_liteethphymiirx_converter_converter_demux <= (main_ethphy_liteethphymiirx_converter_converter_demux + 1'd1); + end + end + if ((main_ethphy_liteethphymiirx_converter_converter_source_valid & main_ethphy_liteethphymiirx_converter_converter_source_ready)) begin + if ((main_ethphy_liteethphymiirx_converter_converter_sink_valid & main_ethphy_liteethphymiirx_converter_converter_sink_ready)) begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= main_ethphy_liteethphymiirx_converter_converter_sink_first; + main_ethphy_liteethphymiirx_converter_converter_source_last <= main_ethphy_liteethphymiirx_converter_converter_sink_last; + end else begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_last <= 1'd0; + end + end else begin + if ((main_ethphy_liteethphymiirx_converter_converter_sink_valid & main_ethphy_liteethphymiirx_converter_converter_sink_ready)) begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= (main_ethphy_liteethphymiirx_converter_converter_sink_first | main_ethphy_liteethphymiirx_converter_converter_source_first); + main_ethphy_liteethphymiirx_converter_converter_source_last <= (main_ethphy_liteethphymiirx_converter_converter_sink_last | main_ethphy_liteethphymiirx_converter_converter_source_last); + end + end + if (main_ethphy_liteethphymiirx_converter_converter_load_part) begin + case (main_ethphy_liteethphymiirx_converter_converter_demux) + 1'd0: begin + main_ethphy_liteethphymiirx_converter_converter_source_payload_data[3:0] <= main_ethphy_liteethphymiirx_converter_converter_sink_payload_data; + end + 1'd1: begin + main_ethphy_liteethphymiirx_converter_converter_source_payload_data[7:4] <= main_ethphy_liteethphymiirx_converter_converter_sink_payload_data; + end + endcase + end + if (main_ethphy_liteethphymiirx_converter_converter_load_part) begin + main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count <= (main_ethphy_liteethphymiirx_converter_converter_demux + 1'd1); + end + if (main_ethphy_liteethphymiirx_converter_reset) begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_last <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_data <= 8'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count <= 2'd0; + main_ethphy_liteethphymiirx_converter_converter_demux <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd0; + end + builder_liteethmacpreamblechecker_state <= builder_liteethmacpreamblechecker_next_state; + if (main_crc32_checker_crc_ce) begin + main_crc32_checker_crc_reg <= main_crc32_checker_crc_next; + end + if (main_crc32_checker_crc_reset) begin + main_crc32_checker_crc_reg <= 32'd4294967295; + end + if (((main_crc32_checker_syncfifo_syncfifo_we & main_crc32_checker_syncfifo_syncfifo_writable) & (~main_crc32_checker_syncfifo_replace))) begin + if ((main_crc32_checker_syncfifo_produce == 3'd4)) begin + main_crc32_checker_syncfifo_produce <= 1'd0; + end else begin + main_crc32_checker_syncfifo_produce <= (main_crc32_checker_syncfifo_produce + 1'd1); + end + end + if (main_crc32_checker_syncfifo_do_read) begin + if ((main_crc32_checker_syncfifo_consume == 3'd4)) begin + main_crc32_checker_syncfifo_consume <= 1'd0; + end else begin + main_crc32_checker_syncfifo_consume <= (main_crc32_checker_syncfifo_consume + 1'd1); + end + end + if (((main_crc32_checker_syncfifo_syncfifo_we & main_crc32_checker_syncfifo_syncfifo_writable) & (~main_crc32_checker_syncfifo_replace))) begin + if ((~main_crc32_checker_syncfifo_do_read)) begin + main_crc32_checker_syncfifo_level <= (main_crc32_checker_syncfifo_level + 1'd1); + end + end else begin + if (main_crc32_checker_syncfifo_do_read) begin + main_crc32_checker_syncfifo_level <= (main_crc32_checker_syncfifo_level - 1'd1); + end + end + if (main_crc32_checker_fifo_reset) begin + main_crc32_checker_syncfifo_level <= 3'd0; + main_crc32_checker_syncfifo_produce <= 3'd0; + main_crc32_checker_syncfifo_consume <= 3'd0; + end + builder_liteethmaccrc32checker_state <= builder_liteethmaccrc32checker_next_state; + if (main_ps_preamble_error_i) begin + main_ps_preamble_error_toggle_i <= (~main_ps_preamble_error_toggle_i); + end + if (main_ps_crc_error_i) begin + main_ps_crc_error_toggle_i <= (~main_ps_crc_error_toggle_i); + end + if (main_rx_converter_converter_source_ready) begin + main_rx_converter_converter_strobe_all <= 1'd0; + end + if (main_rx_converter_converter_load_part) begin + if (((main_rx_converter_converter_demux == 2'd3) | main_rx_converter_converter_sink_last)) begin + main_rx_converter_converter_demux <= 1'd0; + main_rx_converter_converter_strobe_all <= 1'd1; + end else begin + main_rx_converter_converter_demux <= (main_rx_converter_converter_demux + 1'd1); + end + end + if ((main_rx_converter_converter_source_valid & main_rx_converter_converter_source_ready)) begin + if ((main_rx_converter_converter_sink_valid & main_rx_converter_converter_sink_ready)) begin + main_rx_converter_converter_source_first <= main_rx_converter_converter_sink_first; + main_rx_converter_converter_source_last <= main_rx_converter_converter_sink_last; + end else begin + main_rx_converter_converter_source_first <= 1'd0; + main_rx_converter_converter_source_last <= 1'd0; + end + end else begin + if ((main_rx_converter_converter_sink_valid & main_rx_converter_converter_sink_ready)) begin + main_rx_converter_converter_source_first <= (main_rx_converter_converter_sink_first | main_rx_converter_converter_source_first); + main_rx_converter_converter_source_last <= (main_rx_converter_converter_sink_last | main_rx_converter_converter_source_last); + end + end + if (main_rx_converter_converter_load_part) begin + case (main_rx_converter_converter_demux) + 1'd0: begin + main_rx_converter_converter_source_payload_data[9:0] <= main_rx_converter_converter_sink_payload_data; + end + 1'd1: begin + main_rx_converter_converter_source_payload_data[19:10] <= main_rx_converter_converter_sink_payload_data; + end + 2'd2: begin + main_rx_converter_converter_source_payload_data[29:20] <= main_rx_converter_converter_sink_payload_data; + end + 2'd3: begin + main_rx_converter_converter_source_payload_data[39:30] <= main_rx_converter_converter_sink_payload_data; + end + endcase + end + if (main_rx_converter_converter_load_part) begin + main_rx_converter_converter_source_payload_valid_token_count <= (main_rx_converter_converter_demux + 1'd1); + end + main_rx_cdc_graycounter0_q_binary <= main_rx_cdc_graycounter0_q_next_binary; + main_rx_cdc_graycounter0_q <= main_rx_cdc_graycounter0_q_next; + if (eth_rx_rst) begin + main_ethphy_liteethphymiirx_converter_sink_valid <= 1'd0; + main_ethphy_liteethphymiirx_converter_sink_payload_data <= 4'd0; + main_ethphy_liteethphymiirx_converter_converter_source_first <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_last <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_data <= 8'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count <= 2'd0; + main_ethphy_liteethphymiirx_converter_converter_demux <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd0; + main_ethphy_liteethphymiirx_converter_reset <= 1'd0; + main_crc32_checker_crc_reg <= 32'd4294967295; + main_crc32_checker_syncfifo_level <= 3'd0; + main_crc32_checker_syncfifo_produce <= 3'd0; + main_crc32_checker_syncfifo_consume <= 3'd0; + main_rx_converter_converter_source_first <= 1'd0; + main_rx_converter_converter_source_last <= 1'd0; + main_rx_converter_converter_source_payload_data <= 40'd0; + main_rx_converter_converter_source_payload_valid_token_count <= 3'd0; + main_rx_converter_converter_demux <= 2'd0; + main_rx_converter_converter_strobe_all <= 1'd0; + main_rx_cdc_graycounter0_q <= 7'd0; + main_rx_cdc_graycounter0_q_binary <= 7'd0; + builder_liteethmacpreamblechecker_state <= 1'd0; + builder_liteethmaccrc32checker_state <= 2'd0; + end + builder_xilinxmultiregimpl7_regs0 <= main_rx_cdc_graycounter1_q; + builder_xilinxmultiregimpl7_regs1 <= builder_xilinxmultiregimpl7_regs0; +end + +always @(posedge eth_tx_clk) begin + eth_tx_en <= main_ethphy_liteethphymiitx_converter_source_valid; + eth_tx_data <= main_ethphy_liteethphymiitx_converter_source_payload_data; + if ((main_ethphy_liteethphymiitx_converter_converter_source_valid & main_ethphy_liteethphymiitx_converter_converter_source_ready)) begin + if (main_ethphy_liteethphymiitx_converter_converter_last) begin + main_ethphy_liteethphymiitx_converter_converter_mux <= 1'd0; + end else begin + main_ethphy_liteethphymiitx_converter_converter_mux <= (main_ethphy_liteethphymiitx_converter_converter_mux + 1'd1); + end + end + if (main_tx_gap_inserter_counter_reset) begin + main_tx_gap_inserter_counter <= 1'd0; + end else begin + if (main_tx_gap_inserter_counter_ce) begin + main_tx_gap_inserter_counter <= (main_tx_gap_inserter_counter + 1'd1); + end + end + builder_liteethmacgap_state <= builder_liteethmacgap_next_state; + if (main_preamble_inserter_clr_cnt) begin + main_preamble_inserter_cnt <= 1'd0; + end else begin + if (main_preamble_inserter_inc_cnt) begin + main_preamble_inserter_cnt <= (main_preamble_inserter_cnt + 1'd1); + end + end + builder_liteethmacpreambleinserter_state <= builder_liteethmacpreambleinserter_next_state; + if (main_crc32_inserter_is_ongoing0) begin + main_crc32_inserter_cnt <= 2'd3; + end else begin + if ((main_crc32_inserter_is_ongoing1 & (~main_crc32_inserter_cnt_done))) begin + main_crc32_inserter_cnt <= (main_crc32_inserter_cnt - main_crc32_inserter_source_ready); + end + end + if (main_crc32_inserter_ce) begin + main_crc32_inserter_reg <= main_crc32_inserter_next; + end + if (main_crc32_inserter_reset) begin + main_crc32_inserter_reg <= 32'd4294967295; + end + builder_liteethmaccrc32inserter_state <= builder_liteethmaccrc32inserter_next_state; + if (main_padding_inserter_counter_reset) begin + main_padding_inserter_counter <= 1'd0; + end else begin + if (main_padding_inserter_counter_ce) begin + main_padding_inserter_counter <= (main_padding_inserter_counter + 1'd1); + end + end + builder_liteethmacpaddinginserter_state <= builder_liteethmacpaddinginserter_next_state; + if ((main_tx_last_be_sink_valid & main_tx_last_be_sink_ready)) begin + if (main_tx_last_be_sink_last) begin + main_tx_last_be_ongoing <= 1'd1; + end else begin + if (main_tx_last_be_sink_payload_last_be) begin + main_tx_last_be_ongoing <= 1'd0; + end + end + end + if ((main_tx_converter_converter_source_valid & main_tx_converter_converter_source_ready)) begin + if (main_tx_converter_converter_last) begin + main_tx_converter_converter_mux <= 1'd0; + end else begin + main_tx_converter_converter_mux <= (main_tx_converter_converter_mux + 1'd1); + end + end + main_tx_cdc_graycounter1_q_binary <= main_tx_cdc_graycounter1_q_next_binary; + main_tx_cdc_graycounter1_q <= main_tx_cdc_graycounter1_q_next; + if (eth_tx_rst) begin + main_ethphy_liteethphymiitx_converter_converter_mux <= 1'd0; + main_crc32_inserter_reg <= 32'd4294967295; + main_crc32_inserter_cnt <= 2'd3; + main_padding_inserter_counter <= 16'd1; + main_tx_last_be_ongoing <= 1'd1; + main_tx_converter_converter_mux <= 2'd0; + main_tx_cdc_graycounter1_q <= 7'd0; + main_tx_cdc_graycounter1_q_binary <= 7'd0; + builder_liteethmacgap_state <= 1'd0; + builder_liteethmacpreambleinserter_state <= 2'd0; + builder_liteethmaccrc32inserter_state <= 2'd0; + builder_liteethmacpaddinginserter_state <= 1'd0; + end + builder_xilinxmultiregimpl4_regs0 <= main_tx_cdc_graycounter0_q; + builder_xilinxmultiregimpl4_regs1 <= builder_xilinxmultiregimpl4_regs0; +end + +always @(posedge sys_clk) begin + if ((main_ethernetsoc_ctrl_bus_errors != 32'd4294967295)) begin + if (main_ethernetsoc_ctrl_bus_error) begin + main_ethernetsoc_ctrl_bus_errors <= (main_ethernetsoc_ctrl_bus_errors + 1'd1); + end + end + main_ethernetsoc_rom_bus_ack <= 1'd0; + if (((main_ethernetsoc_rom_bus_cyc & main_ethernetsoc_rom_bus_stb) & (~main_ethernetsoc_rom_bus_ack))) begin + main_ethernetsoc_rom_bus_ack <= 1'd1; + end + main_ethernetsoc_sram_bus_ack <= 1'd0; + if (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & (~main_ethernetsoc_sram_bus_ack))) begin + main_ethernetsoc_sram_bus_ack <= 1'd1; + end + main_ethernetsoc_interface_we <= 1'd0; + main_ethernetsoc_interface_dat_w <= main_ethernetsoc_bus_wishbone_dat_w; + main_ethernetsoc_interface_adr <= main_ethernetsoc_bus_wishbone_adr; + main_ethernetsoc_bus_wishbone_dat_r <= main_ethernetsoc_interface_dat_r; + if ((main_ethernetsoc_counter == 1'd1)) begin + main_ethernetsoc_interface_we <= main_ethernetsoc_bus_wishbone_we; + end + if ((main_ethernetsoc_counter == 2'd2)) begin + main_ethernetsoc_bus_wishbone_ack <= 1'd1; + end + if ((main_ethernetsoc_counter == 2'd3)) begin + main_ethernetsoc_bus_wishbone_ack <= 1'd0; + end + if ((main_ethernetsoc_counter != 1'd0)) begin + main_ethernetsoc_counter <= (main_ethernetsoc_counter + 1'd1); + end else begin + if ((main_ethernetsoc_bus_wishbone_cyc & main_ethernetsoc_bus_wishbone_stb)) begin + main_ethernetsoc_counter <= 1'd1; + end + end + main_ethernetsoc_uart_phy_sink_ready <= 1'd0; + if (((main_ethernetsoc_uart_phy_sink_valid & (~main_ethernetsoc_uart_phy_tx_busy)) & (~main_ethernetsoc_uart_phy_sink_ready))) begin + main_ethernetsoc_uart_phy_tx_reg <= main_ethernetsoc_uart_phy_sink_payload_data; + main_ethernetsoc_uart_phy_tx_bitcount <= 1'd0; + main_ethernetsoc_uart_phy_tx_busy <= 1'd1; + serial_tx <= 1'd0; + end else begin + if ((main_ethernetsoc_uart_phy_uart_clk_txen & main_ethernetsoc_uart_phy_tx_busy)) begin + main_ethernetsoc_uart_phy_tx_bitcount <= (main_ethernetsoc_uart_phy_tx_bitcount + 1'd1); + if ((main_ethernetsoc_uart_phy_tx_bitcount == 4'd8)) begin + serial_tx <= 1'd1; + end else begin + if ((main_ethernetsoc_uart_phy_tx_bitcount == 4'd9)) begin + serial_tx <= 1'd1; + main_ethernetsoc_uart_phy_tx_busy <= 1'd0; + main_ethernetsoc_uart_phy_sink_ready <= 1'd1; + end else begin + serial_tx <= main_ethernetsoc_uart_phy_tx_reg[0]; + main_ethernetsoc_uart_phy_tx_reg <= {1'd0, main_ethernetsoc_uart_phy_tx_reg[7:1]}; + end + end + end + end + if (main_ethernetsoc_uart_phy_tx_busy) begin + {main_ethernetsoc_uart_phy_uart_clk_txen, main_ethernetsoc_uart_phy_phase_accumulator_tx} <= (main_ethernetsoc_uart_phy_phase_accumulator_tx + main_ethernetsoc_uart_phy_storage); + end else begin + {main_ethernetsoc_uart_phy_uart_clk_txen, main_ethernetsoc_uart_phy_phase_accumulator_tx} <= 1'd0; + end + main_ethernetsoc_uart_phy_source_valid <= 1'd0; + main_ethernetsoc_uart_phy_rx_r <= main_ethernetsoc_uart_phy_rx; + if ((~main_ethernetsoc_uart_phy_rx_busy)) begin + if (((~main_ethernetsoc_uart_phy_rx) & main_ethernetsoc_uart_phy_rx_r)) begin + main_ethernetsoc_uart_phy_rx_busy <= 1'd1; + main_ethernetsoc_uart_phy_rx_bitcount <= 1'd0; + end + end else begin + if (main_ethernetsoc_uart_phy_uart_clk_rxen) begin + main_ethernetsoc_uart_phy_rx_bitcount <= (main_ethernetsoc_uart_phy_rx_bitcount + 1'd1); + if ((main_ethernetsoc_uart_phy_rx_bitcount == 1'd0)) begin + if (main_ethernetsoc_uart_phy_rx) begin + main_ethernetsoc_uart_phy_rx_busy <= 1'd0; + end + end else begin + if ((main_ethernetsoc_uart_phy_rx_bitcount == 4'd9)) begin + main_ethernetsoc_uart_phy_rx_busy <= 1'd0; + if (main_ethernetsoc_uart_phy_rx) begin + main_ethernetsoc_uart_phy_source_payload_data <= main_ethernetsoc_uart_phy_rx_reg; + main_ethernetsoc_uart_phy_source_valid <= 1'd1; + end + end else begin + main_ethernetsoc_uart_phy_rx_reg <= {main_ethernetsoc_uart_phy_rx, main_ethernetsoc_uart_phy_rx_reg[7:1]}; + end + end + end + end + if (main_ethernetsoc_uart_phy_rx_busy) begin + {main_ethernetsoc_uart_phy_uart_clk_rxen, main_ethernetsoc_uart_phy_phase_accumulator_rx} <= (main_ethernetsoc_uart_phy_phase_accumulator_rx + main_ethernetsoc_uart_phy_storage); + end else begin + {main_ethernetsoc_uart_phy_uart_clk_rxen, main_ethernetsoc_uart_phy_phase_accumulator_rx} <= 32'd2147483648; + end + if (main_ethernetsoc_uart_tx_clear) begin + main_ethernetsoc_uart_tx_pending <= 1'd0; + end + main_ethernetsoc_uart_tx_old_trigger <= main_ethernetsoc_uart_tx_trigger; + if (((~main_ethernetsoc_uart_tx_trigger) & main_ethernetsoc_uart_tx_old_trigger)) begin + main_ethernetsoc_uart_tx_pending <= 1'd1; + end + if (main_ethernetsoc_uart_rx_clear) begin + main_ethernetsoc_uart_rx_pending <= 1'd0; + end + main_ethernetsoc_uart_rx_old_trigger <= main_ethernetsoc_uart_rx_trigger; + if (((~main_ethernetsoc_uart_rx_trigger) & main_ethernetsoc_uart_rx_old_trigger)) begin + main_ethernetsoc_uart_rx_pending <= 1'd1; + end + if (main_ethernetsoc_uart_tx_fifo_syncfifo_re) begin + main_ethernetsoc_uart_tx_fifo_readable <= 1'd1; + end else begin + if (main_ethernetsoc_uart_tx_fifo_re) begin + main_ethernetsoc_uart_tx_fifo_readable <= 1'd0; + end + end + if (((main_ethernetsoc_uart_tx_fifo_syncfifo_we & main_ethernetsoc_uart_tx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_tx_fifo_replace))) begin + main_ethernetsoc_uart_tx_fifo_produce <= (main_ethernetsoc_uart_tx_fifo_produce + 1'd1); + end + if (main_ethernetsoc_uart_tx_fifo_do_read) begin + main_ethernetsoc_uart_tx_fifo_consume <= (main_ethernetsoc_uart_tx_fifo_consume + 1'd1); + end + if (((main_ethernetsoc_uart_tx_fifo_syncfifo_we & main_ethernetsoc_uart_tx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_tx_fifo_replace))) begin + if ((~main_ethernetsoc_uart_tx_fifo_do_read)) begin + main_ethernetsoc_uart_tx_fifo_level0 <= (main_ethernetsoc_uart_tx_fifo_level0 + 1'd1); + end + end else begin + if (main_ethernetsoc_uart_tx_fifo_do_read) begin + main_ethernetsoc_uart_tx_fifo_level0 <= (main_ethernetsoc_uart_tx_fifo_level0 - 1'd1); + end + end + if (main_ethernetsoc_uart_rx_fifo_syncfifo_re) begin + main_ethernetsoc_uart_rx_fifo_readable <= 1'd1; + end else begin + if (main_ethernetsoc_uart_rx_fifo_re) begin + main_ethernetsoc_uart_rx_fifo_readable <= 1'd0; + end + end + if (((main_ethernetsoc_uart_rx_fifo_syncfifo_we & main_ethernetsoc_uart_rx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_rx_fifo_replace))) begin + main_ethernetsoc_uart_rx_fifo_produce <= (main_ethernetsoc_uart_rx_fifo_produce + 1'd1); + end + if (main_ethernetsoc_uart_rx_fifo_do_read) begin + main_ethernetsoc_uart_rx_fifo_consume <= (main_ethernetsoc_uart_rx_fifo_consume + 1'd1); + end + if (((main_ethernetsoc_uart_rx_fifo_syncfifo_we & main_ethernetsoc_uart_rx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_rx_fifo_replace))) begin + if ((~main_ethernetsoc_uart_rx_fifo_do_read)) begin + main_ethernetsoc_uart_rx_fifo_level0 <= (main_ethernetsoc_uart_rx_fifo_level0 + 1'd1); + end + end else begin + if (main_ethernetsoc_uart_rx_fifo_do_read) begin + main_ethernetsoc_uart_rx_fifo_level0 <= (main_ethernetsoc_uart_rx_fifo_level0 - 1'd1); + end + end + if (main_ethernetsoc_uart_reset) begin + main_ethernetsoc_uart_tx_pending <= 1'd0; + main_ethernetsoc_uart_tx_old_trigger <= 1'd0; + main_ethernetsoc_uart_rx_pending <= 1'd0; + main_ethernetsoc_uart_rx_old_trigger <= 1'd0; + main_ethernetsoc_uart_tx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_tx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_tx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_tx_fifo_consume <= 4'd0; + main_ethernetsoc_uart_rx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_rx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_rx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_rx_fifo_consume <= 4'd0; + end + if (main_ethernetsoc_timer0_en_storage) begin + if ((main_ethernetsoc_timer0_value == 1'd0)) begin + main_ethernetsoc_timer0_value <= main_ethernetsoc_timer0_reload_storage; + end else begin + main_ethernetsoc_timer0_value <= (main_ethernetsoc_timer0_value - 1'd1); + end + end else begin + main_ethernetsoc_timer0_value <= main_ethernetsoc_timer0_load_storage; + end + if (main_ethernetsoc_timer0_update_value_re) begin + main_ethernetsoc_timer0_value_status <= main_ethernetsoc_timer0_value; + end + if (main_ethernetsoc_timer0_zero_clear) begin + main_ethernetsoc_timer0_zero_pending <= 1'd0; + end + main_ethernetsoc_timer0_zero_old_trigger <= main_ethernetsoc_timer0_zero_trigger; + if (((~main_ethernetsoc_timer0_zero_trigger) & main_ethernetsoc_timer0_zero_old_trigger)) begin + main_ethernetsoc_timer0_zero_pending <= 1'd1; + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip0_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip0_value <= (main_ethernetsoc_a7ddrphy_bitslip0_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip1_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip1_value <= (main_ethernetsoc_a7ddrphy_bitslip1_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip2_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip2_value <= (main_ethernetsoc_a7ddrphy_bitslip2_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip3_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip3_value <= (main_ethernetsoc_a7ddrphy_bitslip3_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip4_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip4_value <= (main_ethernetsoc_a7ddrphy_bitslip4_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip5_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip5_value <= (main_ethernetsoc_a7ddrphy_bitslip5_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip6_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip6_value <= (main_ethernetsoc_a7ddrphy_bitslip6_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip7_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip7_value <= (main_ethernetsoc_a7ddrphy_bitslip7_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip8_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip8_value <= (main_ethernetsoc_a7ddrphy_bitslip8_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip9_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip9_value <= (main_ethernetsoc_a7ddrphy_bitslip9_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip10_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip10_value <= (main_ethernetsoc_a7ddrphy_bitslip10_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip11_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip11_value <= (main_ethernetsoc_a7ddrphy_bitslip11_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip12_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip12_value <= (main_ethernetsoc_a7ddrphy_bitslip12_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip13_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip13_value <= (main_ethernetsoc_a7ddrphy_bitslip13_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip14_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip14_value <= (main_ethernetsoc_a7ddrphy_bitslip14_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip15_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip15_value <= (main_ethernetsoc_a7ddrphy_bitslip15_value + 1'd1); + end + end + end + main_ethernetsoc_a7ddrphy_n_rddata_en0 <= main_ethernetsoc_a7ddrphy_dfi_p2_rddata_en; + main_ethernetsoc_a7ddrphy_n_rddata_en1 <= main_ethernetsoc_a7ddrphy_n_rddata_en0; + main_ethernetsoc_a7ddrphy_n_rddata_en2 <= main_ethernetsoc_a7ddrphy_n_rddata_en1; + main_ethernetsoc_a7ddrphy_n_rddata_en3 <= main_ethernetsoc_a7ddrphy_n_rddata_en2; + main_ethernetsoc_a7ddrphy_n_rddata_en4 <= main_ethernetsoc_a7ddrphy_n_rddata_en3; + main_ethernetsoc_a7ddrphy_n_rddata_en5 <= main_ethernetsoc_a7ddrphy_n_rddata_en4; + main_ethernetsoc_a7ddrphy_n_rddata_en6 <= main_ethernetsoc_a7ddrphy_n_rddata_en5; + main_ethernetsoc_a7ddrphy_n_rddata_en7 <= main_ethernetsoc_a7ddrphy_n_rddata_en6; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_last_wrdata_en <= {main_ethernetsoc_a7ddrphy_last_wrdata_en[2:0], main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_en}; + main_ethernetsoc_a7ddrphy_oe_dqs <= main_ethernetsoc_a7ddrphy_oe; + main_ethernetsoc_a7ddrphy_oe_dq <= main_ethernetsoc_a7ddrphy_oe; + main_ethernetsoc_a7ddrphy_bitslip0_r <= {main_ethernetsoc_a7ddrphy_bitslip0_i, main_ethernetsoc_a7ddrphy_bitslip0_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip0_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip1_r <= {main_ethernetsoc_a7ddrphy_bitslip1_i, main_ethernetsoc_a7ddrphy_bitslip1_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip1_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip2_r <= {main_ethernetsoc_a7ddrphy_bitslip2_i, main_ethernetsoc_a7ddrphy_bitslip2_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip2_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip3_r <= {main_ethernetsoc_a7ddrphy_bitslip3_i, main_ethernetsoc_a7ddrphy_bitslip3_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip3_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip4_r <= {main_ethernetsoc_a7ddrphy_bitslip4_i, main_ethernetsoc_a7ddrphy_bitslip4_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip4_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip5_r <= {main_ethernetsoc_a7ddrphy_bitslip5_i, main_ethernetsoc_a7ddrphy_bitslip5_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip5_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip6_r <= {main_ethernetsoc_a7ddrphy_bitslip6_i, main_ethernetsoc_a7ddrphy_bitslip6_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip6_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip7_r <= {main_ethernetsoc_a7ddrphy_bitslip7_i, main_ethernetsoc_a7ddrphy_bitslip7_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip7_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip8_r <= {main_ethernetsoc_a7ddrphy_bitslip8_i, main_ethernetsoc_a7ddrphy_bitslip8_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip8_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip9_r <= {main_ethernetsoc_a7ddrphy_bitslip9_i, main_ethernetsoc_a7ddrphy_bitslip9_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip9_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip10_r <= {main_ethernetsoc_a7ddrphy_bitslip10_i, main_ethernetsoc_a7ddrphy_bitslip10_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip10_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip11_r <= {main_ethernetsoc_a7ddrphy_bitslip11_i, main_ethernetsoc_a7ddrphy_bitslip11_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip11_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip12_r <= {main_ethernetsoc_a7ddrphy_bitslip12_i, main_ethernetsoc_a7ddrphy_bitslip12_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip12_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip13_r <= {main_ethernetsoc_a7ddrphy_bitslip13_i, main_ethernetsoc_a7ddrphy_bitslip13_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip13_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip14_r <= {main_ethernetsoc_a7ddrphy_bitslip14_i, main_ethernetsoc_a7ddrphy_bitslip14_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip14_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip15_r <= {main_ethernetsoc_a7ddrphy_bitslip15_i, main_ethernetsoc_a7ddrphy_bitslip15_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip15_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[14:7]; + end + endcase + if (main_ethernetsoc_sdram_inti_p0_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector0_status <= main_ethernetsoc_sdram_inti_p0_rddata; + end + if (main_ethernetsoc_sdram_inti_p1_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector1_status <= main_ethernetsoc_sdram_inti_p1_rddata; + end + if (main_ethernetsoc_sdram_inti_p2_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector2_status <= main_ethernetsoc_sdram_inti_p2_rddata; + end + if (main_ethernetsoc_sdram_inti_p3_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector3_status <= main_ethernetsoc_sdram_inti_p3_rddata; + end + if (main_ethernetsoc_sdram_timer_wait) begin + if ((~main_ethernetsoc_sdram_timer_done)) begin + if ((main_ethernetsoc_sdram_timer_load & (main_ethernetsoc_sdram_timer_load_count < main_ethernetsoc_sdram_timer_count))) begin + main_ethernetsoc_sdram_timer_count <= main_ethernetsoc_sdram_timer_load_count; + end else begin + main_ethernetsoc_sdram_timer_count <= (main_ethernetsoc_sdram_timer_count - 1'd1); + end + end + end else begin + main_ethernetsoc_sdram_timer_count <= 10'd782; + end + if (main_ethernetsoc_sdram_timer_reset) begin + main_ethernetsoc_sdram_timer_count <= 10'd782; + end + main_ethernetsoc_sdram_cmd_payload_a <= 11'd1024; + main_ethernetsoc_sdram_cmd_payload_ba <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_generator_done <= 1'd0; + if ((main_ethernetsoc_sdram_generator_counter == 1'd1)) begin + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_cmd_payload_we <= 1'd1; + end + if ((main_ethernetsoc_sdram_generator_counter == 3'd4)) begin + main_ethernetsoc_sdram_cmd_payload_cas <= 1'd1; + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd1; + end + if ((main_ethernetsoc_sdram_generator_counter == 6'd36)) begin + main_ethernetsoc_sdram_generator_done <= 1'd1; + end + if ((main_ethernetsoc_sdram_generator_counter == 6'd36)) begin + main_ethernetsoc_sdram_generator_counter <= 1'd0; + end else begin + if ((main_ethernetsoc_sdram_generator_counter != 1'd0)) begin + main_ethernetsoc_sdram_generator_counter <= (main_ethernetsoc_sdram_generator_counter + 1'd1); + end else begin + if (main_ethernetsoc_sdram_generator_start) begin + main_ethernetsoc_sdram_generator_counter <= 1'd1; + end + end + end + builder_refresher_state <= builder_refresher_next_state; + if (main_ethernetsoc_sdram_bankmachine0_row_close) begin + main_ethernetsoc_sdram_bankmachine0_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine0_row_open) begin + main_ethernetsoc_sdram_bankmachine0_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_row <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine0_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine0_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine0_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine0_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine0_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine0_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_trccon_count <= (main_ethernetsoc_sdram_bankmachine0_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine0_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine0_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine0_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine0_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_trascon_count <= (main_ethernetsoc_sdram_bankmachine0_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine0_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine0_state <= builder_bankmachine0_next_state; + if (main_ethernetsoc_sdram_bankmachine1_row_close) begin + main_ethernetsoc_sdram_bankmachine1_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine1_row_open) begin + main_ethernetsoc_sdram_bankmachine1_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_row <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine1_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine1_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine1_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine1_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine1_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine1_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_trccon_count <= (main_ethernetsoc_sdram_bankmachine1_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine1_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine1_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine1_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine1_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_trascon_count <= (main_ethernetsoc_sdram_bankmachine1_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine1_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine1_state <= builder_bankmachine1_next_state; + if (main_ethernetsoc_sdram_bankmachine2_row_close) begin + main_ethernetsoc_sdram_bankmachine2_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine2_row_open) begin + main_ethernetsoc_sdram_bankmachine2_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_row <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine2_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine2_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine2_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine2_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine2_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine2_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_trccon_count <= (main_ethernetsoc_sdram_bankmachine2_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine2_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine2_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine2_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine2_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_trascon_count <= (main_ethernetsoc_sdram_bankmachine2_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine2_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine2_state <= builder_bankmachine2_next_state; + if (main_ethernetsoc_sdram_bankmachine3_row_close) begin + main_ethernetsoc_sdram_bankmachine3_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine3_row_open) begin + main_ethernetsoc_sdram_bankmachine3_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_row <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine3_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine3_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine3_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine3_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine3_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine3_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_trccon_count <= (main_ethernetsoc_sdram_bankmachine3_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine3_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine3_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine3_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine3_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_trascon_count <= (main_ethernetsoc_sdram_bankmachine3_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine3_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine3_state <= builder_bankmachine3_next_state; + if (main_ethernetsoc_sdram_bankmachine4_row_close) begin + main_ethernetsoc_sdram_bankmachine4_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine4_row_open) begin + main_ethernetsoc_sdram_bankmachine4_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_row <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine4_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine4_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine4_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine4_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine4_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine4_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine4_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_trccon_count <= (main_ethernetsoc_sdram_bankmachine4_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine4_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine4_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine4_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine4_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_trascon_count <= (main_ethernetsoc_sdram_bankmachine4_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine4_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine4_state <= builder_bankmachine4_next_state; + if (main_ethernetsoc_sdram_bankmachine5_row_close) begin + main_ethernetsoc_sdram_bankmachine5_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine5_row_open) begin + main_ethernetsoc_sdram_bankmachine5_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_row <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine5_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine5_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine5_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine5_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine5_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine5_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine5_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_trccon_count <= (main_ethernetsoc_sdram_bankmachine5_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine5_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine5_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine5_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine5_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_trascon_count <= (main_ethernetsoc_sdram_bankmachine5_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine5_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine5_state <= builder_bankmachine5_next_state; + if (main_ethernetsoc_sdram_bankmachine6_row_close) begin + main_ethernetsoc_sdram_bankmachine6_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine6_row_open) begin + main_ethernetsoc_sdram_bankmachine6_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_row <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine6_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine6_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine6_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine6_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine6_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine6_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine6_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_trccon_count <= (main_ethernetsoc_sdram_bankmachine6_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine6_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine6_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine6_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine6_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_trascon_count <= (main_ethernetsoc_sdram_bankmachine6_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine6_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine6_state <= builder_bankmachine6_next_state; + if (main_ethernetsoc_sdram_bankmachine7_row_close) begin + main_ethernetsoc_sdram_bankmachine7_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine7_row_open) begin + main_ethernetsoc_sdram_bankmachine7_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_row <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine7_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine7_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine7_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine7_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine7_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine7_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine7_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_trccon_count <= (main_ethernetsoc_sdram_bankmachine7_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine7_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine7_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine7_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine7_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_trascon_count <= (main_ethernetsoc_sdram_bankmachine7_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine7_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine7_state <= builder_bankmachine7_next_state; + if ((~main_ethernetsoc_sdram_en0)) begin + main_ethernetsoc_sdram_time0 <= 5'd31; + end else begin + if ((~main_ethernetsoc_sdram_max_time0)) begin + main_ethernetsoc_sdram_time0 <= (main_ethernetsoc_sdram_time0 - 1'd1); + end + end + if ((~main_ethernetsoc_sdram_en1)) begin + main_ethernetsoc_sdram_time1 <= 4'd15; + end else begin + if ((~main_ethernetsoc_sdram_max_time1)) begin + main_ethernetsoc_sdram_time1 <= (main_ethernetsoc_sdram_time1 - 1'd1); + end + end + if (main_ethernetsoc_sdram_choose_cmd_ce) begin + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end + end + end + end + end + end + end + end + 1'd1: begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end + end + end + end + end + end + end + end + 2'd2: begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end + end + end + end + end + end + end + end + 2'd3: begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end + end + end + end + end + end + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end + end + end + end + end + end + end + end + 3'd5: begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end + end + end + end + end + end + end + end + 3'd6: begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end + end + end + end + end + end + end + end + 3'd7: begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end + end + end + end + end + end + end + end + endcase + end + if (main_ethernetsoc_sdram_choose_req_ce) begin + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end + end + end + end + end + end + end + end + 1'd1: begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end + end + end + end + end + end + end + end + 2'd2: begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end + end + end + end + end + end + end + end + 2'd3: begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end + end + end + end + end + end + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end + end + end + end + end + end + end + end + 3'd5: begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end + end + end + end + end + end + end + end + 3'd6: begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end + end + end + end + end + end + end + end + 3'd7: begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end + end + end + end + end + end + end + end + endcase + end + main_ethernetsoc_sdram_dfi_p0_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p0_bank <= builder_array_muxed0; + main_ethernetsoc_sdram_dfi_p0_address <= builder_array_muxed1; + main_ethernetsoc_sdram_dfi_p0_cas_n <= (~builder_array_muxed2); + main_ethernetsoc_sdram_dfi_p0_ras_n <= (~builder_array_muxed3); + main_ethernetsoc_sdram_dfi_p0_we_n <= (~builder_array_muxed4); + main_ethernetsoc_sdram_dfi_p0_rddata_en <= builder_array_muxed5; + main_ethernetsoc_sdram_dfi_p0_wrdata_en <= builder_array_muxed6; + main_ethernetsoc_sdram_dfi_p1_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p1_bank <= builder_array_muxed7; + main_ethernetsoc_sdram_dfi_p1_address <= builder_array_muxed8; + main_ethernetsoc_sdram_dfi_p1_cas_n <= (~builder_array_muxed9); + main_ethernetsoc_sdram_dfi_p1_ras_n <= (~builder_array_muxed10); + main_ethernetsoc_sdram_dfi_p1_we_n <= (~builder_array_muxed11); + main_ethernetsoc_sdram_dfi_p1_rddata_en <= builder_array_muxed12; + main_ethernetsoc_sdram_dfi_p1_wrdata_en <= builder_array_muxed13; + main_ethernetsoc_sdram_dfi_p2_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p2_bank <= builder_array_muxed14; + main_ethernetsoc_sdram_dfi_p2_address <= builder_array_muxed15; + main_ethernetsoc_sdram_dfi_p2_cas_n <= (~builder_array_muxed16); + main_ethernetsoc_sdram_dfi_p2_ras_n <= (~builder_array_muxed17); + main_ethernetsoc_sdram_dfi_p2_we_n <= (~builder_array_muxed18); + main_ethernetsoc_sdram_dfi_p2_rddata_en <= builder_array_muxed19; + main_ethernetsoc_sdram_dfi_p2_wrdata_en <= builder_array_muxed20; + main_ethernetsoc_sdram_dfi_p3_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p3_bank <= builder_array_muxed21; + main_ethernetsoc_sdram_dfi_p3_address <= builder_array_muxed22; + main_ethernetsoc_sdram_dfi_p3_cas_n <= (~builder_array_muxed23); + main_ethernetsoc_sdram_dfi_p3_ras_n <= (~builder_array_muxed24); + main_ethernetsoc_sdram_dfi_p3_we_n <= (~builder_array_muxed25); + main_ethernetsoc_sdram_dfi_p3_rddata_en <= builder_array_muxed26; + main_ethernetsoc_sdram_dfi_p3_wrdata_en <= builder_array_muxed27; + if (main_ethernetsoc_sdram_trrdcon_valid) begin + main_ethernetsoc_sdram_trrdcon_count <= 1'd1; + if (1'd0) begin + main_ethernetsoc_sdram_trrdcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_trrdcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_trrdcon_ready)) begin + main_ethernetsoc_sdram_trrdcon_count <= (main_ethernetsoc_sdram_trrdcon_count - 1'd1); + if ((main_ethernetsoc_sdram_trrdcon_count == 1'd1)) begin + main_ethernetsoc_sdram_trrdcon_ready <= 1'd1; + end + end + end + main_ethernetsoc_sdram_tfawcon_window <= {main_ethernetsoc_sdram_tfawcon_window, main_ethernetsoc_sdram_tfawcon_valid}; + if ((main_ethernetsoc_sdram_tfawcon_count < 3'd4)) begin + if ((main_ethernetsoc_sdram_tfawcon_count == 2'd3)) begin + main_ethernetsoc_sdram_tfawcon_ready <= (~main_ethernetsoc_sdram_tfawcon_valid); + end else begin + main_ethernetsoc_sdram_tfawcon_ready <= 1'd1; + end + end + if (main_ethernetsoc_sdram_tccdcon_valid) begin + main_ethernetsoc_sdram_tccdcon_count <= 1'd0; + if (1'd1) begin + main_ethernetsoc_sdram_tccdcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_tccdcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_tccdcon_ready)) begin + main_ethernetsoc_sdram_tccdcon_count <= (main_ethernetsoc_sdram_tccdcon_count - 1'd1); + if ((main_ethernetsoc_sdram_tccdcon_count == 1'd1)) begin + main_ethernetsoc_sdram_tccdcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_twtrcon_valid) begin + main_ethernetsoc_sdram_twtrcon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_twtrcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_twtrcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_twtrcon_ready)) begin + main_ethernetsoc_sdram_twtrcon_count <= (main_ethernetsoc_sdram_twtrcon_count - 1'd1); + if ((main_ethernetsoc_sdram_twtrcon_count == 1'd1)) begin + main_ethernetsoc_sdram_twtrcon_ready <= 1'd1; + end + end + end + builder_multiplexer_state <= builder_multiplexer_next_state; + if (((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_rdata_valid)) begin + builder_rbank <= 1'd0; + end + if (((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_wdata_ready)) begin + builder_wbank <= 1'd0; + end + if (((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_rdata_valid)) begin + builder_rbank <= 1'd1; + end + if (((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_wdata_ready)) begin + builder_wbank <= 1'd1; + end + if (((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_rdata_valid)) begin + builder_rbank <= 2'd2; + end + if (((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_wdata_ready)) begin + builder_wbank <= 2'd2; + end + if (((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_rdata_valid)) begin + builder_rbank <= 2'd3; + end + if (((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_wdata_ready)) begin + builder_wbank <= 2'd3; + end + if (((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_rdata_valid)) begin + builder_rbank <= 3'd4; + end + if (((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_wdata_ready)) begin + builder_wbank <= 3'd4; + end + if (((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_rdata_valid)) begin + builder_rbank <= 3'd5; + end + if (((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_wdata_ready)) begin + builder_wbank <= 3'd5; + end + if (((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_rdata_valid)) begin + builder_rbank <= 3'd6; + end + if (((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_wdata_ready)) begin + builder_wbank <= 3'd6; + end + if (((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_rdata_valid)) begin + builder_rbank <= 3'd7; + end + if (((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_wdata_ready)) begin + builder_wbank <= 3'd7; + end + builder_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_wdata_ready)); + builder_new_master_wdata_ready1 <= builder_new_master_wdata_ready0; + builder_new_master_wdata_ready2 <= builder_new_master_wdata_ready1; + builder_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_rdata_valid)); + builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0; + builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1; + builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2; + builder_new_master_rdata_valid4 <= builder_new_master_rdata_valid3; + builder_new_master_rdata_valid5 <= builder_new_master_rdata_valid4; + builder_new_master_rdata_valid6 <= builder_new_master_rdata_valid5; + builder_new_master_rdata_valid7 <= builder_new_master_rdata_valid6; + builder_new_master_rdata_valid8 <= builder_new_master_rdata_valid7; + builder_new_master_rdata_valid9 <= builder_new_master_rdata_valid8; + main_ethernetsoc_adr_offset_r <= main_ethernetsoc_interface0_wb_sdram_adr[1:0]; + builder_fullmemorywe_state <= builder_fullmemorywe_next_state; + builder_litedramwishbone2native_state <= builder_litedramwishbone2native_next_state; + if (main_ethphy_counter_ce) begin + main_ethphy_counter <= (main_ethphy_counter + 1'd1); + end + if (main_ps_preamble_error_o) begin + main_preamble_errors_status <= (main_preamble_errors_status + 1'd1); + end + if (main_ps_crc_error_o) begin + main_crc_errors_status <= (main_crc_errors_status + 1'd1); + end + main_ps_preamble_error_toggle_o_r <= main_ps_preamble_error_toggle_o; + main_ps_crc_error_toggle_o_r <= main_ps_crc_error_toggle_o; + main_tx_cdc_graycounter0_q_binary <= main_tx_cdc_graycounter0_q_next_binary; + main_tx_cdc_graycounter0_q <= main_tx_cdc_graycounter0_q_next; + main_rx_cdc_graycounter1_q_binary <= main_rx_cdc_graycounter1_q_next_binary; + main_rx_cdc_graycounter1_q <= main_rx_cdc_graycounter1_q_next; + if (main_writer_counter_reset) begin + main_writer_counter <= 1'd0; + end else begin + if (main_writer_counter_ce) begin + main_writer_counter <= (main_writer_counter + main_writer_inc); + end + end + if (main_writer_slot_ce) begin + main_writer_slot <= (main_writer_slot + 1'd1); + end + if (((main_writer_fifo_syncfifo_we & main_writer_fifo_syncfifo_writable) & (~main_writer_fifo_replace))) begin + main_writer_fifo_produce <= (main_writer_fifo_produce + 1'd1); + end + if (main_writer_fifo_do_read) begin + main_writer_fifo_consume <= (main_writer_fifo_consume + 1'd1); + end + if (((main_writer_fifo_syncfifo_we & main_writer_fifo_syncfifo_writable) & (~main_writer_fifo_replace))) begin + if ((~main_writer_fifo_do_read)) begin + main_writer_fifo_level <= (main_writer_fifo_level + 1'd1); + end + end else begin + if (main_writer_fifo_do_read) begin + main_writer_fifo_level <= (main_writer_fifo_level - 1'd1); + end + end + builder_liteethmacsramwriter_state <= builder_liteethmacsramwriter_next_state; + if (main_writer_errors_status_next_value_ce) begin + main_writer_errors_status <= main_writer_errors_status_next_value; + end + if (main_reader_counter_reset) begin + main_reader_counter <= 1'd0; + end else begin + if (main_reader_counter_ce) begin + main_reader_counter <= (main_reader_counter + 3'd4); + end + end + main_reader_last_d <= main_reader_last; + if (main_reader_done_clear) begin + main_reader_done_pending <= 1'd0; + end + if (main_reader_done_trigger) begin + main_reader_done_pending <= 1'd1; + end + if (((main_reader_fifo_syncfifo_we & main_reader_fifo_syncfifo_writable) & (~main_reader_fifo_replace))) begin + main_reader_fifo_produce <= (main_reader_fifo_produce + 1'd1); + end + if (main_reader_fifo_do_read) begin + main_reader_fifo_consume <= (main_reader_fifo_consume + 1'd1); + end + if (((main_reader_fifo_syncfifo_we & main_reader_fifo_syncfifo_writable) & (~main_reader_fifo_replace))) begin + if ((~main_reader_fifo_do_read)) begin + main_reader_fifo_level <= (main_reader_fifo_level + 1'd1); + end + end else begin + if (main_reader_fifo_do_read) begin + main_reader_fifo_level <= (main_reader_fifo_level - 1'd1); + end + end + builder_liteethmacsramreader_state <= builder_liteethmacsramreader_next_state; + main_sram0_bus_ack0 <= 1'd0; + if (((main_sram0_bus_cyc0 & main_sram0_bus_stb0) & (~main_sram0_bus_ack0))) begin + main_sram0_bus_ack0 <= 1'd1; + end + main_sram1_bus_ack0 <= 1'd0; + if (((main_sram1_bus_cyc0 & main_sram1_bus_stb0) & (~main_sram1_bus_ack0))) begin + main_sram1_bus_ack0 <= 1'd1; + end + main_sram0_bus_ack1 <= 1'd0; + if (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & (~main_sram0_bus_ack1))) begin + main_sram0_bus_ack1 <= 1'd1; + end + main_sram1_bus_ack1 <= 1'd0; + if (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & (~main_sram1_bus_ack1))) begin + main_sram1_bus_ack1 <= 1'd1; + end + main_slave_sel_r <= main_slave_sel; + case (builder_ethernetsoc_grant) + 1'd0: begin + if ((~builder_ethernetsoc_request[0])) begin + if (builder_ethernetsoc_request[1]) begin + builder_ethernetsoc_grant <= 1'd1; + end + end + end + 1'd1: begin + if ((~builder_ethernetsoc_request[1])) begin + if (builder_ethernetsoc_request[0]) begin + builder_ethernetsoc_grant <= 1'd0; + end + end + end + endcase + builder_ethernetsoc_slave_sel_r <= builder_ethernetsoc_slave_sel; + if (builder_ethernetsoc_wait) begin + if ((~builder_ethernetsoc_done)) begin + builder_ethernetsoc_count <= (builder_ethernetsoc_count - 1'd1); + end + end else begin + builder_ethernetsoc_count <= 20'd1000000; + end + builder_ethernetsoc_interface0_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank0_sel) begin + case (builder_ethernetsoc_interface0_bank_bus_adr[3:0]) + 1'd0: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= main_ethernetsoc_ctrl_reset_reset_w; + end + 1'd1: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch3_w; + end + 2'd2: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch2_w; + end + 2'd3: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch1_w; + end + 3'd4: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch0_w; + end + 3'd5: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors3_w; + end + 3'd6: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors2_w; + end + 3'd7: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors1_w; + end + 4'd8: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank0_scratch3_re) begin + main_ethernetsoc_ctrl_storage_full[31:24] <= builder_ethernetsoc_csrbank0_scratch3_r; + end + if (builder_ethernetsoc_csrbank0_scratch2_re) begin + main_ethernetsoc_ctrl_storage_full[23:16] <= builder_ethernetsoc_csrbank0_scratch2_r; + end + if (builder_ethernetsoc_csrbank0_scratch1_re) begin + main_ethernetsoc_ctrl_storage_full[15:8] <= builder_ethernetsoc_csrbank0_scratch1_r; + end + if (builder_ethernetsoc_csrbank0_scratch0_re) begin + main_ethernetsoc_ctrl_storage_full[7:0] <= builder_ethernetsoc_csrbank0_scratch0_r; + end + main_ethernetsoc_ctrl_re <= builder_ethernetsoc_csrbank0_scratch0_re; + builder_ethernetsoc_interface1_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank1_sel) begin + case (builder_ethernetsoc_interface1_bank_bus_adr[2:0]) + 1'd0: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= builder_ethernetsoc_csrbank1_half_sys8x_taps0_w; + end + 1'd1: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_cdly_rst_w; + end + 2'd2: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_cdly_inc_w; + end + 2'd3: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= builder_ethernetsoc_csrbank1_dly_sel0_w; + end + 3'd4: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_rst_w; + end + 3'd5: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_inc_w; + end + 3'd6: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_w; + end + 3'd7: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_w; + end + endcase + end + if (builder_ethernetsoc_csrbank1_half_sys8x_taps0_re) begin + main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full[3:0] <= builder_ethernetsoc_csrbank1_half_sys8x_taps0_r; + end + main_ethernetsoc_a7ddrphy_half_sys8x_taps_re <= builder_ethernetsoc_csrbank1_half_sys8x_taps0_re; + if (builder_ethernetsoc_csrbank1_dly_sel0_re) begin + main_ethernetsoc_a7ddrphy_dly_sel_storage_full[1:0] <= builder_ethernetsoc_csrbank1_dly_sel0_r; + end + main_ethernetsoc_a7ddrphy_dly_sel_re <= builder_ethernetsoc_csrbank1_dly_sel0_re; + builder_ethernetsoc_interface2_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank2_sel) begin + case (builder_ethernetsoc_interface2_bank_bus_adr[4:0]) + 1'd0: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_slot_w; + end + 1'd1: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length3_w; + end + 2'd2: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length2_w; + end + 2'd3: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length1_w; + end + 3'd4: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length0_w; + end + 3'd5: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors3_w; + end + 3'd6: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors2_w; + end + 3'd7: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors1_w; + end + 4'd8: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors0_w; + end + 4'd9: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_writer_status_w; + end + 4'd10: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_writer_pending_w; + end + 4'd11: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_w; + end + 4'd12: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_reader_start_w; + end + 4'd13: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_ready_w; + end + 4'd14: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_level_w; + end + 4'd15: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_slot0_w; + end + 5'd16: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_length1_w; + end + 5'd17: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_length0_w; + end + 5'd18: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_reader_eventmanager_status_w; + end + 5'd19: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_reader_eventmanager_pending_w; + end + 5'd20: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_w; + end + 5'd21: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_crc_w; + end + 5'd22: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors3_w; + end + 5'd23: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors2_w; + end + 5'd24: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors1_w; + end + 5'd25: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors0_w; + end + 5'd26: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors3_w; + end + 5'd27: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors2_w; + end + 5'd28: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors1_w; + end + 5'd29: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re) begin + main_writer_storage_full <= builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_r; + end + main_writer_re <= builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re; + if (builder_ethernetsoc_csrbank2_sram_reader_slot0_re) begin + main_reader_slot_storage_full <= builder_ethernetsoc_csrbank2_sram_reader_slot0_r; + end + main_reader_slot_re <= builder_ethernetsoc_csrbank2_sram_reader_slot0_re; + if (builder_ethernetsoc_csrbank2_sram_reader_length1_re) begin + main_reader_length_storage_full[10:8] <= builder_ethernetsoc_csrbank2_sram_reader_length1_r; + end + if (builder_ethernetsoc_csrbank2_sram_reader_length0_re) begin + main_reader_length_storage_full[7:0] <= builder_ethernetsoc_csrbank2_sram_reader_length0_r; + end + main_reader_length_re <= builder_ethernetsoc_csrbank2_sram_reader_length0_re; + if (builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re) begin + main_reader_eventmanager_storage_full <= builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_r; + end + main_reader_eventmanager_re <= builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re; + builder_ethernetsoc_interface3_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank3_sel) begin + case (builder_ethernetsoc_interface3_bank_bus_adr[1:0]) + 1'd0: begin + builder_ethernetsoc_interface3_bank_bus_dat_r <= builder_ethernetsoc_csrbank3_crg_reset0_w; + end + 1'd1: begin + builder_ethernetsoc_interface3_bank_bus_dat_r <= builder_ethernetsoc_csrbank3_mdio_w0_w; + end + 2'd2: begin + builder_ethernetsoc_interface3_bank_bus_dat_r <= builder_ethernetsoc_csrbank3_mdio_r_w; + end + endcase + end + if (builder_ethernetsoc_csrbank3_crg_reset0_re) begin + main_ethphy_reset_storage_full <= builder_ethernetsoc_csrbank3_crg_reset0_r; + end + main_ethphy_reset_re <= builder_ethernetsoc_csrbank3_crg_reset0_re; + if (builder_ethernetsoc_csrbank3_mdio_w0_re) begin + main_ethphy_storage_full[2:0] <= builder_ethernetsoc_csrbank3_mdio_w0_r; + end + main_ethphy_re <= builder_ethernetsoc_csrbank3_mdio_w0_re; + builder_ethernetsoc_interface4_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank4_sel) begin + case (builder_ethernetsoc_interface4_bank_bus_adr[5:0]) + 1'd0: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_control0_w; + end + 1'd1: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_command0_w; + end + 2'd2: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector0_command_issue_w; + end + 2'd3: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_address1_w; + end + 3'd4: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_address0_w; + end + 3'd5: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_w; + end + 3'd6: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_w; + end + 3'd7: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_w; + end + 4'd8: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_w; + end + 4'd9: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_w; + end + 4'd10: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_w; + end + 4'd11: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_w; + end + 4'd12: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_w; + end + 4'd13: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_w; + end + 4'd14: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_command0_w; + end + 4'd15: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector1_command_issue_w; + end + 5'd16: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_address1_w; + end + 5'd17: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_address0_w; + end + 5'd18: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_w; + end + 5'd19: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_w; + end + 5'd20: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_w; + end + 5'd21: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_w; + end + 5'd22: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_w; + end + 5'd23: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_w; + end + 5'd24: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_w; + end + 5'd25: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_w; + end + 5'd26: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_w; + end + 5'd27: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_command0_w; + end + 5'd28: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector2_command_issue_w; + end + 5'd29: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_address1_w; + end + 5'd30: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_address0_w; + end + 5'd31: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_w; + end + 6'd32: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_w; + end + 6'd33: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_w; + end + 6'd34: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_w; + end + 6'd35: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_w; + end + 6'd36: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_w; + end + 6'd37: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_w; + end + 6'd38: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_w; + end + 6'd39: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_w; + end + 6'd40: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_command0_w; + end + 6'd41: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector3_command_issue_w; + end + 6'd42: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_address1_w; + end + 6'd43: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_address0_w; + end + 6'd44: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_w; + end + 6'd45: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_w; + end + 6'd46: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_w; + end + 6'd47: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_w; + end + 6'd48: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_w; + end + 6'd49: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_w; + end + 6'd50: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_w; + end + 6'd51: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_w; + end + 6'd52: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank4_dfii_control0_re) begin + main_ethernetsoc_sdram_storage_full[3:0] <= builder_ethernetsoc_csrbank4_dfii_control0_r; + end + main_ethernetsoc_sdram_re <= builder_ethernetsoc_csrbank4_dfii_control0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_command0_re) begin + main_ethernetsoc_sdram_phaseinjector0_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_command0_r; + end + main_ethernetsoc_sdram_phaseinjector0_command_re <= builder_ethernetsoc_csrbank4_dfii_pi0_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_address1_re) begin + main_ethernetsoc_sdram_phaseinjector0_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi0_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_address0_re) begin + main_ethernetsoc_sdram_phaseinjector0_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_address0_r; + end + main_ethernetsoc_sdram_phaseinjector0_address_re <= builder_ethernetsoc_csrbank4_dfii_pi0_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector0_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector0_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_command0_re) begin + main_ethernetsoc_sdram_phaseinjector1_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_command0_r; + end + main_ethernetsoc_sdram_phaseinjector1_command_re <= builder_ethernetsoc_csrbank4_dfii_pi1_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_address1_re) begin + main_ethernetsoc_sdram_phaseinjector1_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi1_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_address0_re) begin + main_ethernetsoc_sdram_phaseinjector1_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_address0_r; + end + main_ethernetsoc_sdram_phaseinjector1_address_re <= builder_ethernetsoc_csrbank4_dfii_pi1_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector1_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector1_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_command0_re) begin + main_ethernetsoc_sdram_phaseinjector2_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_command0_r; + end + main_ethernetsoc_sdram_phaseinjector2_command_re <= builder_ethernetsoc_csrbank4_dfii_pi2_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_address1_re) begin + main_ethernetsoc_sdram_phaseinjector2_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi2_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_address0_re) begin + main_ethernetsoc_sdram_phaseinjector2_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_address0_r; + end + main_ethernetsoc_sdram_phaseinjector2_address_re <= builder_ethernetsoc_csrbank4_dfii_pi2_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector2_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector2_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_command0_re) begin + main_ethernetsoc_sdram_phaseinjector3_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_command0_r; + end + main_ethernetsoc_sdram_phaseinjector3_command_re <= builder_ethernetsoc_csrbank4_dfii_pi3_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_address1_re) begin + main_ethernetsoc_sdram_phaseinjector3_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi3_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_address0_re) begin + main_ethernetsoc_sdram_phaseinjector3_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_address0_r; + end + main_ethernetsoc_sdram_phaseinjector3_address_re <= builder_ethernetsoc_csrbank4_dfii_pi3_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector3_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector3_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re; + builder_ethernetsoc_interface5_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank5_sel) begin + case (builder_ethernetsoc_interface5_bank_bus_adr[4:0]) + 1'd0: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load3_w; + end + 1'd1: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load2_w; + end + 2'd2: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load1_w; + end + 2'd3: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load0_w; + end + 3'd4: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload3_w; + end + 3'd5: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload2_w; + end + 3'd6: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload1_w; + end + 3'd7: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload0_w; + end + 4'd8: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_en0_w; + end + 4'd9: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= main_ethernetsoc_timer0_update_value_w; + end + 4'd10: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value3_w; + end + 4'd11: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value2_w; + end + 4'd12: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value1_w; + end + 4'd13: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value0_w; + end + 4'd14: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= main_ethernetsoc_timer0_eventmanager_status_w; + end + 4'd15: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= main_ethernetsoc_timer0_eventmanager_pending_w; + end + 5'd16: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_ev_enable0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank5_load3_re) begin + main_ethernetsoc_timer0_load_storage_full[31:24] <= builder_ethernetsoc_csrbank5_load3_r; + end + if (builder_ethernetsoc_csrbank5_load2_re) begin + main_ethernetsoc_timer0_load_storage_full[23:16] <= builder_ethernetsoc_csrbank5_load2_r; + end + if (builder_ethernetsoc_csrbank5_load1_re) begin + main_ethernetsoc_timer0_load_storage_full[15:8] <= builder_ethernetsoc_csrbank5_load1_r; + end + if (builder_ethernetsoc_csrbank5_load0_re) begin + main_ethernetsoc_timer0_load_storage_full[7:0] <= builder_ethernetsoc_csrbank5_load0_r; + end + main_ethernetsoc_timer0_load_re <= builder_ethernetsoc_csrbank5_load0_re; + if (builder_ethernetsoc_csrbank5_reload3_re) begin + main_ethernetsoc_timer0_reload_storage_full[31:24] <= builder_ethernetsoc_csrbank5_reload3_r; + end + if (builder_ethernetsoc_csrbank5_reload2_re) begin + main_ethernetsoc_timer0_reload_storage_full[23:16] <= builder_ethernetsoc_csrbank5_reload2_r; + end + if (builder_ethernetsoc_csrbank5_reload1_re) begin + main_ethernetsoc_timer0_reload_storage_full[15:8] <= builder_ethernetsoc_csrbank5_reload1_r; + end + if (builder_ethernetsoc_csrbank5_reload0_re) begin + main_ethernetsoc_timer0_reload_storage_full[7:0] <= builder_ethernetsoc_csrbank5_reload0_r; + end + main_ethernetsoc_timer0_reload_re <= builder_ethernetsoc_csrbank5_reload0_re; + if (builder_ethernetsoc_csrbank5_en0_re) begin + main_ethernetsoc_timer0_en_storage_full <= builder_ethernetsoc_csrbank5_en0_r; + end + main_ethernetsoc_timer0_en_re <= builder_ethernetsoc_csrbank5_en0_re; + if (builder_ethernetsoc_csrbank5_ev_enable0_re) begin + main_ethernetsoc_timer0_eventmanager_storage_full <= builder_ethernetsoc_csrbank5_ev_enable0_r; + end + main_ethernetsoc_timer0_eventmanager_re <= builder_ethernetsoc_csrbank5_ev_enable0_re; + builder_ethernetsoc_interface6_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank6_sel) begin + case (builder_ethernetsoc_interface6_bank_bus_adr[2:0]) + 1'd0: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= main_ethernetsoc_uart_rxtx_w; + end + 1'd1: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= builder_ethernetsoc_csrbank6_txfull_w; + end + 2'd2: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= builder_ethernetsoc_csrbank6_rxempty_w; + end + 2'd3: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= main_ethernetsoc_uart_eventmanager_status_w; + end + 3'd4: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= main_ethernetsoc_uart_eventmanager_pending_w; + end + 3'd5: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= builder_ethernetsoc_csrbank6_ev_enable0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank6_ev_enable0_re) begin + main_ethernetsoc_uart_eventmanager_storage_full[1:0] <= builder_ethernetsoc_csrbank6_ev_enable0_r; + end + main_ethernetsoc_uart_eventmanager_re <= builder_ethernetsoc_csrbank6_ev_enable0_re; + builder_ethernetsoc_interface7_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank7_sel) begin + case (builder_ethernetsoc_interface7_bank_bus_adr[1:0]) + 1'd0: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word3_w; + end + 1'd1: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word2_w; + end + 2'd2: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word1_w; + end + 2'd3: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank7_tuning_word3_re) begin + main_ethernetsoc_uart_phy_storage_full[31:24] <= builder_ethernetsoc_csrbank7_tuning_word3_r; + end + if (builder_ethernetsoc_csrbank7_tuning_word2_re) begin + main_ethernetsoc_uart_phy_storage_full[23:16] <= builder_ethernetsoc_csrbank7_tuning_word2_r; + end + if (builder_ethernetsoc_csrbank7_tuning_word1_re) begin + main_ethernetsoc_uart_phy_storage_full[15:8] <= builder_ethernetsoc_csrbank7_tuning_word1_r; + end + if (builder_ethernetsoc_csrbank7_tuning_word0_re) begin + main_ethernetsoc_uart_phy_storage_full[7:0] <= builder_ethernetsoc_csrbank7_tuning_word0_r; + end + main_ethernetsoc_uart_phy_re <= builder_ethernetsoc_csrbank7_tuning_word0_re; + if (sys_rst) begin + main_ethernetsoc_ctrl_storage_full <= 32'd305419896; + main_ethernetsoc_ctrl_re <= 1'd0; + main_ethernetsoc_ctrl_bus_errors <= 32'd0; + main_ethernetsoc_rom_bus_ack <= 1'd0; + main_ethernetsoc_sram_bus_ack <= 1'd0; + main_ethernetsoc_interface_adr <= 14'd0; + main_ethernetsoc_interface_we <= 1'd0; + main_ethernetsoc_interface_dat_w <= 8'd0; + main_ethernetsoc_bus_wishbone_dat_r <= 32'd0; + main_ethernetsoc_bus_wishbone_ack <= 1'd0; + main_ethernetsoc_counter <= 2'd0; + serial_tx <= 1'd1; + main_ethernetsoc_uart_phy_storage_full <= 32'd4947802; + main_ethernetsoc_uart_phy_re <= 1'd0; + main_ethernetsoc_uart_phy_sink_ready <= 1'd0; + main_ethernetsoc_uart_phy_uart_clk_txen <= 1'd0; + main_ethernetsoc_uart_phy_phase_accumulator_tx <= 32'd0; + main_ethernetsoc_uart_phy_tx_reg <= 8'd0; + main_ethernetsoc_uart_phy_tx_bitcount <= 4'd0; + main_ethernetsoc_uart_phy_tx_busy <= 1'd0; + main_ethernetsoc_uart_phy_source_valid <= 1'd0; + main_ethernetsoc_uart_phy_source_payload_data <= 8'd0; + main_ethernetsoc_uart_phy_uart_clk_rxen <= 1'd0; + main_ethernetsoc_uart_phy_phase_accumulator_rx <= 32'd0; + main_ethernetsoc_uart_phy_rx_r <= 1'd0; + main_ethernetsoc_uart_phy_rx_reg <= 8'd0; + main_ethernetsoc_uart_phy_rx_bitcount <= 4'd0; + main_ethernetsoc_uart_phy_rx_busy <= 1'd0; + main_ethernetsoc_uart_tx_pending <= 1'd0; + main_ethernetsoc_uart_tx_old_trigger <= 1'd0; + main_ethernetsoc_uart_rx_pending <= 1'd0; + main_ethernetsoc_uart_rx_old_trigger <= 1'd0; + main_ethernetsoc_uart_eventmanager_storage_full <= 2'd0; + main_ethernetsoc_uart_eventmanager_re <= 1'd0; + main_ethernetsoc_uart_tx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_tx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_tx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_tx_fifo_consume <= 4'd0; + main_ethernetsoc_uart_rx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_rx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_rx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_rx_fifo_consume <= 4'd0; + main_ethernetsoc_timer0_load_storage_full <= 32'd0; + main_ethernetsoc_timer0_load_re <= 1'd0; + main_ethernetsoc_timer0_reload_storage_full <= 32'd0; + main_ethernetsoc_timer0_reload_re <= 1'd0; + main_ethernetsoc_timer0_en_storage_full <= 1'd0; + main_ethernetsoc_timer0_en_re <= 1'd0; + main_ethernetsoc_timer0_value_status <= 32'd0; + main_ethernetsoc_timer0_zero_pending <= 1'd0; + main_ethernetsoc_timer0_zero_old_trigger <= 1'd0; + main_ethernetsoc_timer0_eventmanager_storage_full <= 1'd0; + main_ethernetsoc_timer0_eventmanager_re <= 1'd0; + main_ethernetsoc_timer0_value <= 32'd0; + main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full <= 4'd8; + main_ethernetsoc_a7ddrphy_half_sys8x_taps_re <= 1'd0; + main_ethernetsoc_a7ddrphy_dly_sel_storage_full <= 2'd0; + main_ethernetsoc_a7ddrphy_dly_sel_re <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_oe_dqs <= 1'd0; + main_ethernetsoc_a7ddrphy_oe_dq <= 1'd0; + main_ethernetsoc_a7ddrphy_bitslip0_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip0_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip0_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip1_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip1_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip1_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip2_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip2_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip2_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip3_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip3_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip3_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip4_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip4_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip4_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip5_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip5_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip5_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip6_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip6_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip6_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip7_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip7_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip7_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip8_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip8_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip8_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip9_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip9_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip9_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip10_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip10_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip10_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip11_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip11_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip11_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip12_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip12_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip12_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip13_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip13_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip13_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip14_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip14_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip14_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip15_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip15_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip15_r <= 16'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en0 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en1 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en2 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en3 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en4 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en5 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en6 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en7 <= 1'd0; + main_ethernetsoc_a7ddrphy_last_wrdata_en <= 4'd0; + main_ethernetsoc_sdram_storage_full <= 4'd0; + main_ethernetsoc_sdram_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector0_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector0_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector0_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector0_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_status <= 32'd0; + main_ethernetsoc_sdram_phaseinjector1_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector1_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector1_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector1_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector1_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_status <= 32'd0; + main_ethernetsoc_sdram_phaseinjector2_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector2_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector2_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector2_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector2_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_status <= 32'd0; + main_ethernetsoc_sdram_phaseinjector3_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector3_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector3_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector3_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector3_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_status <= 32'd0; + main_ethernetsoc_sdram_dfi_p0_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p0_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p0_rddata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p1_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p1_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p1_rddata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p2_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p2_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p2_rddata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p3_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p3_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p3_rddata_en <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_a <= 14'd0; + main_ethernetsoc_sdram_cmd_payload_ba <= 3'd0; + main_ethernetsoc_sdram_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_timer_count <= 10'd782; + main_ethernetsoc_sdram_generator_done <= 1'd0; + main_ethernetsoc_sdram_generator_counter <= 6'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine0_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine1_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine2_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine3_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine4_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine5_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine6_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine7_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_trascon_count <= 3'd0; + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd0; + main_ethernetsoc_sdram_choose_req_grant <= 3'd0; + main_ethernetsoc_sdram_trrdcon_ready <= 1'd1; + main_ethernetsoc_sdram_trrdcon_count <= 1'd0; + main_ethernetsoc_sdram_tfawcon_ready <= 1'd1; + main_ethernetsoc_sdram_tfawcon_window <= 5'd0; + main_ethernetsoc_sdram_tccdcon_ready <= 1'd1; + main_ethernetsoc_sdram_tccdcon_count <= 1'd0; + main_ethernetsoc_sdram_twtrcon_ready <= 1'd1; + main_ethernetsoc_sdram_twtrcon_count <= 3'd0; + main_ethernetsoc_sdram_time0 <= 5'd0; + main_ethernetsoc_sdram_time1 <= 4'd0; + main_ethernetsoc_adr_offset_r <= 2'd0; + main_ethphy_reset_storage_full <= 1'd0; + main_ethphy_reset_re <= 1'd0; + main_ethphy_counter <= 9'd0; + main_ethphy_storage_full <= 3'd0; + main_ethphy_re <= 1'd0; + main_preamble_errors_status <= 32'd0; + main_crc_errors_status <= 32'd0; + main_tx_cdc_graycounter0_q <= 7'd0; + main_tx_cdc_graycounter0_q_binary <= 7'd0; + main_rx_cdc_graycounter1_q <= 7'd0; + main_rx_cdc_graycounter1_q_binary <= 7'd0; + main_writer_errors_status <= 32'd0; + main_writer_storage_full <= 1'd0; + main_writer_re <= 1'd0; + main_writer_counter <= 32'd0; + main_writer_slot <= 1'd0; + main_writer_fifo_level <= 2'd0; + main_writer_fifo_produce <= 1'd0; + main_writer_fifo_consume <= 1'd0; + main_reader_slot_storage_full <= 1'd0; + main_reader_slot_re <= 1'd0; + main_reader_length_storage_full <= 11'd0; + main_reader_length_re <= 1'd0; + main_reader_done_pending <= 1'd0; + main_reader_eventmanager_storage_full <= 1'd0; + main_reader_eventmanager_re <= 1'd0; + main_reader_fifo_level <= 2'd0; + main_reader_fifo_produce <= 1'd0; + main_reader_fifo_consume <= 1'd0; + main_reader_counter <= 11'd0; + main_reader_last_d <= 1'd0; + main_sram0_bus_ack0 <= 1'd0; + main_sram1_bus_ack0 <= 1'd0; + main_sram0_bus_ack1 <= 1'd0; + main_sram1_bus_ack1 <= 1'd0; + main_slave_sel_r <= 4'd0; + builder_refresher_state <= 2'd0; + builder_bankmachine0_state <= 4'd0; + builder_bankmachine1_state <= 4'd0; + builder_bankmachine2_state <= 4'd0; + builder_bankmachine3_state <= 4'd0; + builder_bankmachine4_state <= 4'd0; + builder_bankmachine5_state <= 4'd0; + builder_bankmachine6_state <= 4'd0; + builder_bankmachine7_state <= 4'd0; + builder_multiplexer_state <= 4'd0; + builder_rbank <= 3'd0; + builder_wbank <= 3'd0; + builder_new_master_wdata_ready0 <= 1'd0; + builder_new_master_wdata_ready1 <= 1'd0; + builder_new_master_wdata_ready2 <= 1'd0; + builder_new_master_rdata_valid0 <= 1'd0; + builder_new_master_rdata_valid1 <= 1'd0; + builder_new_master_rdata_valid2 <= 1'd0; + builder_new_master_rdata_valid3 <= 1'd0; + builder_new_master_rdata_valid4 <= 1'd0; + builder_new_master_rdata_valid5 <= 1'd0; + builder_new_master_rdata_valid6 <= 1'd0; + builder_new_master_rdata_valid7 <= 1'd0; + builder_new_master_rdata_valid8 <= 1'd0; + builder_new_master_rdata_valid9 <= 1'd0; + builder_fullmemorywe_state <= 3'd0; + builder_litedramwishbone2native_state <= 2'd0; + builder_liteethmacsramwriter_state <= 3'd0; + builder_liteethmacsramreader_state <= 2'd0; + builder_ethernetsoc_grant <= 1'd0; + builder_ethernetsoc_slave_sel_r <= 5'd0; + builder_ethernetsoc_count <= 20'd1000000; + builder_ethernetsoc_interface0_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface1_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface2_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface3_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface4_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface5_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface6_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface7_bank_bus_dat_r <= 8'd0; + end + builder_xilinxmultiregimpl0_regs0 <= serial_rx; + builder_xilinxmultiregimpl0_regs1 <= builder_xilinxmultiregimpl0_regs0; + builder_xilinxmultiregimpl1_regs0 <= main_ethphy_data_r; + builder_xilinxmultiregimpl1_regs1 <= builder_xilinxmultiregimpl1_regs0; + builder_xilinxmultiregimpl2_regs0 <= main_ps_preamble_error_toggle_i; + builder_xilinxmultiregimpl2_regs1 <= builder_xilinxmultiregimpl2_regs0; + builder_xilinxmultiregimpl3_regs0 <= main_ps_crc_error_toggle_i; + builder_xilinxmultiregimpl3_regs1 <= builder_xilinxmultiregimpl3_regs0; + builder_xilinxmultiregimpl5_regs0 <= main_tx_cdc_graycounter1_q; + builder_xilinxmultiregimpl5_regs1 <= builder_xilinxmultiregimpl5_regs0; + builder_xilinxmultiregimpl6_regs0 <= main_rx_cdc_graycounter0_q; + builder_xilinxmultiregimpl6_regs1 <= builder_xilinxmultiregimpl6_regs0; +end + +reg [31:0] mem[0:8191]; +reg [12:0] memadr; +always @(posedge sys_clk) begin + memadr <= main_ethernetsoc_rom_adr; +end + +assign main_ethernetsoc_rom_dat_r = mem[memadr]; + +initial begin + $readmemh("mem.init", mem); +end + +reg [31:0] mem_1[0:8191]; +reg [12:0] memadr_1; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sram_we[0]) + mem_1[main_ethernetsoc_sram_adr][7:0] <= main_ethernetsoc_sram_dat_w[7:0]; + if (main_ethernetsoc_sram_we[1]) + mem_1[main_ethernetsoc_sram_adr][15:8] <= main_ethernetsoc_sram_dat_w[15:8]; + if (main_ethernetsoc_sram_we[2]) + mem_1[main_ethernetsoc_sram_adr][23:16] <= main_ethernetsoc_sram_dat_w[23:16]; + if (main_ethernetsoc_sram_we[3]) + mem_1[main_ethernetsoc_sram_adr][31:24] <= main_ethernetsoc_sram_dat_w[31:24]; + memadr_1 <= main_ethernetsoc_sram_adr; +end + +assign main_ethernetsoc_sram_dat_r = mem_1[memadr_1]; + +initial begin + $readmemh("mem_1.init", mem_1); +end + +reg [9:0] storage[0:15]; +reg [9:0] memdat; +reg [9:0] memdat_1; +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_tx_fifo_wrport_we) + storage[main_ethernetsoc_uart_tx_fifo_wrport_adr] <= main_ethernetsoc_uart_tx_fifo_wrport_dat_w; + memdat <= storage[main_ethernetsoc_uart_tx_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_tx_fifo_rdport_re) + memdat_1 <= storage[main_ethernetsoc_uart_tx_fifo_rdport_adr]; +end + +assign main_ethernetsoc_uart_tx_fifo_wrport_dat_r = memdat; +assign main_ethernetsoc_uart_tx_fifo_rdport_dat_r = memdat_1; + +reg [9:0] storage_1[0:15]; +reg [9:0] memdat_2; +reg [9:0] memdat_3; +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_rx_fifo_wrport_we) + storage_1[main_ethernetsoc_uart_rx_fifo_wrport_adr] <= main_ethernetsoc_uart_rx_fifo_wrport_dat_w; + memdat_2 <= storage_1[main_ethernetsoc_uart_rx_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_rx_fifo_rdport_re) + memdat_3 <= storage_1[main_ethernetsoc_uart_rx_fifo_rdport_adr]; +end + +assign main_ethernetsoc_uart_rx_fifo_wrport_dat_r = memdat_2; +assign main_ethernetsoc_uart_rx_fifo_rdport_dat_r = memdat_3; + +BUFG BUFG( + .I(main_ethernetsoc_clkout0), + .O(main_ethernetsoc_clkout_buf0) +); + +BUFG BUFG_1( + .I(main_ethernetsoc_clkout1), + .O(main_ethernetsoc_clkout_buf1) +); + +BUFG BUFG_2( + .I(main_ethernetsoc_clkout2), + .O(main_ethernetsoc_clkout_buf2) +); + +BUFG BUFG_3( + .I(main_ethernetsoc_clkout3), + .O(main_ethernetsoc_clkout_buf3) +); + +BUFG BUFG_4( + .I(main_ethernetsoc_clkout4), + .O(main_ethernetsoc_clkout_buf4) +); + +IDELAYCTRL IDELAYCTRL( + .REFCLK(clk200_clk), + .RST(main_ethernetsoc_ic_reset) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(1'd0), + .D2(1'd1), + .D3(1'd0), + .D4(1'd1), + .D5(1'd0), + .D6(1'd1), + .D7(1'd0), + .D8(1'd1), + .OCE(1'd1), + .RST(sys_rst), + .OQ(main_ethernetsoc_a7ddrphy_sd_clk_se_nodelay) +); + +OBUFDS OBUFDS( + .I(main_ethernetsoc_a7ddrphy_sd_clk_se_nodelay), + .O(ddram_clk_p), + .OB(ddram_clk_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_1 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[0]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[0]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[0]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[0]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_2 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[1]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[1]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[1]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[1]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_3 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[2]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[2]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[2]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[2]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[2]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[2]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[2]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[2]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[2]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_4 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[3]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[3]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[3]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[3]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[3]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[3]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[3]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[3]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[3]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_5 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[4]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[4]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[4]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[4]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[4]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[4]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[4]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[4]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[4]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_6 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[5]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[5]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[5]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[5]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[5]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[5]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[5]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[5]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[5]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_7 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[6]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[6]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[6]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[6]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[6]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[6]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[6]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[6]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[6]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_8 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[7]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[7]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[7]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[7]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[7]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[7]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[7]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[7]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[7]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_9 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[8]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[8]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[8]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[8]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[8]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[8]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[8]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[8]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[8]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_10 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[9]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[9]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[9]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[9]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[9]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[9]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[9]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[9]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[9]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_11 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[10]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[10]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[10]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[10]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[10]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[10]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[10]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[10]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[10]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_12 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[11]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[11]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[11]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[11]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[11]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[11]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[11]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[11]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[11]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_13 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[12]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[12]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[12]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[12]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[12]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[12]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[12]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[12]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[12]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_14 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[13]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[13]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[13]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[13]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[13]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[13]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[13]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[13]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[13]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_15 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_bank[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_bank[0]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_bank[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_bank[0]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_bank[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_bank[0]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_bank[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_bank[0]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ba[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_16 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_bank[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_bank[1]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_bank[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_bank[1]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_bank[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_bank[1]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_bank[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_bank[1]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ba[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_17 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_bank[2]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_bank[2]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_bank[2]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_bank[2]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_bank[2]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_bank[2]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_bank[2]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_bank[2]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ba[2]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_18 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_ras_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_ras_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_ras_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_ras_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_ras_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_ras_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_ras_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_ras_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ras_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_19 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_cas_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_cas_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_cas_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_cas_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_cas_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_cas_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_cas_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_cas_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_cas_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_20 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_we_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_we_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_we_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_we_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_we_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_we_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_we_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_we_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_we_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_21 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_cke), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_cke), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_cke), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_cke), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_cke), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_cke), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_cke), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_cke), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_cke) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_22 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_odt), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_odt), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_odt), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_odt), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_odt), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_odt), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_odt), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_odt), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_odt) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_23 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_reset_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_reset_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_reset_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_reset_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_reset_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_reset_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_reset_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_reset_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_reset_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_24 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_cs_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_cs_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_cs_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_cs_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_cs_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_cs_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_cs_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_cs_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_cs_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_25 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[2]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[2]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[2]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[2]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_dm[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_26 ( + .CLK(sys4x_dqs_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[0]), + .D2(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[1]), + .D3(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[2]), + .D4(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[3]), + .D5(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[4]), + .D6(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[5]), + .D7(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[6]), + .D8(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[7]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dqs)), + .TCE(1'd1), + .OFB(main_ethernetsoc_a7ddrphy0), + .OQ(main_ethernetsoc_a7ddrphy_dqs_nodelay0), + .TQ(main_ethernetsoc_a7ddrphy_dqs_t0) +); + +OBUFTDS OBUFTDS( + .I(main_ethernetsoc_a7ddrphy_dqs_nodelay0), + .T(main_ethernetsoc_a7ddrphy_dqs_t0), + .O(ddram_dqs_p[0]), + .OB(ddram_dqs_n[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_27 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[3]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[3]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[3]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[3]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_dm[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_28 ( + .CLK(sys4x_dqs_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[0]), + .D2(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[1]), + .D3(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[2]), + .D4(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[3]), + .D5(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[4]), + .D6(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[5]), + .D7(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[6]), + .D8(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[7]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dqs)), + .TCE(1'd1), + .OFB(main_ethernetsoc_a7ddrphy1), + .OQ(main_ethernetsoc_a7ddrphy_dqs_nodelay1), + .TQ(main_ethernetsoc_a7ddrphy_dqs_t1) +); + +OBUFTDS OBUFTDS_1( + .I(main_ethernetsoc_a7ddrphy_dqs_nodelay1), + .T(main_ethernetsoc_a7ddrphy_dqs_t1), + .O(ddram_dqs_p[1]), + .OB(ddram_dqs_n[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_29 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[16]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[16]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[16]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[16]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay0), + .TQ(main_ethernetsoc_a7ddrphy_dq_t0) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed0), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data0[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data0[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data0[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data0[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data0[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data0[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data0[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data0[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay0), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed0) +); + +IOBUF IOBUF( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay0), + .T(main_ethernetsoc_a7ddrphy_dq_t0), + .IO(ddram_dq[0]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay0) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_30 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[17]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[17]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[17]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[17]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay1), + .TQ(main_ethernetsoc_a7ddrphy_dq_t1) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_1 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed1), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data1[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data1[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data1[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data1[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data1[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data1[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data1[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data1[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_1 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay1), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed1) +); + +IOBUF IOBUF_1( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay1), + .T(main_ethernetsoc_a7ddrphy_dq_t1), + .IO(ddram_dq[1]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay1) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_31 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[2]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[18]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[2]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[18]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[2]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[18]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[2]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[18]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay2), + .TQ(main_ethernetsoc_a7ddrphy_dq_t2) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_2 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed2), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data2[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data2[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data2[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data2[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data2[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data2[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data2[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data2[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_2 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay2), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed2) +); + +IOBUF IOBUF_2( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay2), + .T(main_ethernetsoc_a7ddrphy_dq_t2), + .IO(ddram_dq[2]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay2) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_32 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[3]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[19]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[3]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[19]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[3]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[19]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[3]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[19]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay3), + .TQ(main_ethernetsoc_a7ddrphy_dq_t3) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_3 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed3), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data3[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data3[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data3[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data3[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data3[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data3[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data3[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data3[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_3 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay3), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed3) +); + +IOBUF IOBUF_3( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay3), + .T(main_ethernetsoc_a7ddrphy_dq_t3), + .IO(ddram_dq[3]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay3) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_33 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[4]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[20]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[4]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[20]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[4]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[20]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[4]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[20]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay4), + .TQ(main_ethernetsoc_a7ddrphy_dq_t4) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_4 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed4), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data4[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data4[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data4[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data4[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data4[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data4[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data4[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data4[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_4 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay4), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed4) +); + +IOBUF IOBUF_4( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay4), + .T(main_ethernetsoc_a7ddrphy_dq_t4), + .IO(ddram_dq[4]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay4) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_34 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[5]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[21]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[5]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[21]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[5]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[21]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[5]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[21]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay5), + .TQ(main_ethernetsoc_a7ddrphy_dq_t5) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_5 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed5), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data5[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data5[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data5[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data5[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data5[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data5[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data5[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data5[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_5 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay5), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed5) +); + +IOBUF IOBUF_5( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay5), + .T(main_ethernetsoc_a7ddrphy_dq_t5), + .IO(ddram_dq[5]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay5) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_35 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[6]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[22]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[6]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[22]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[6]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[22]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[6]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[22]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay6), + .TQ(main_ethernetsoc_a7ddrphy_dq_t6) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_6 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed6), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data6[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data6[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data6[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data6[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data6[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data6[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data6[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data6[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_6 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay6), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed6) +); + +IOBUF IOBUF_6( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay6), + .T(main_ethernetsoc_a7ddrphy_dq_t6), + .IO(ddram_dq[6]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay6) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_36 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[7]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[23]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[7]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[23]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[7]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[23]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[7]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[23]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay7), + .TQ(main_ethernetsoc_a7ddrphy_dq_t7) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_7 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed7), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data7[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data7[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data7[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data7[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data7[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data7[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data7[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data7[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_7 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay7), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed7) +); + +IOBUF IOBUF_7( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay7), + .T(main_ethernetsoc_a7ddrphy_dq_t7), + .IO(ddram_dq[7]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay7) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_37 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[8]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[24]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[8]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[24]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[8]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[24]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[8]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[24]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay8), + .TQ(main_ethernetsoc_a7ddrphy_dq_t8) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_8 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed8), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data8[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data8[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data8[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data8[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data8[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data8[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data8[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data8[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_8 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay8), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed8) +); + +IOBUF IOBUF_8( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay8), + .T(main_ethernetsoc_a7ddrphy_dq_t8), + .IO(ddram_dq[8]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay8) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_38 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[9]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[25]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[9]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[25]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[9]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[25]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[9]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[25]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay9), + .TQ(main_ethernetsoc_a7ddrphy_dq_t9) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_9 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed9), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data9[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data9[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data9[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data9[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data9[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data9[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data9[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data9[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_9 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay9), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed9) +); + +IOBUF IOBUF_9( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay9), + .T(main_ethernetsoc_a7ddrphy_dq_t9), + .IO(ddram_dq[9]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay9) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_39 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[10]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[26]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[10]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[26]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[10]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[26]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[10]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[26]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay10), + .TQ(main_ethernetsoc_a7ddrphy_dq_t10) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_10 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed10), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data10[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data10[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data10[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data10[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data10[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data10[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data10[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data10[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_10 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay10), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed10) +); + +IOBUF IOBUF_10( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay10), + .T(main_ethernetsoc_a7ddrphy_dq_t10), + .IO(ddram_dq[10]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay10) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_40 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[11]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[27]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[11]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[27]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[11]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[27]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[11]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[27]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay11), + .TQ(main_ethernetsoc_a7ddrphy_dq_t11) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_11 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed11), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data11[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data11[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data11[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data11[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data11[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data11[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data11[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data11[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_11 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay11), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed11) +); + +IOBUF IOBUF_11( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay11), + .T(main_ethernetsoc_a7ddrphy_dq_t11), + .IO(ddram_dq[11]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay11) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_41 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[12]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[28]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[12]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[28]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[12]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[28]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[12]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[28]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay12), + .TQ(main_ethernetsoc_a7ddrphy_dq_t12) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_12 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed12), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data12[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data12[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data12[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data12[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data12[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data12[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data12[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data12[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_12 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay12), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed12) +); + +IOBUF IOBUF_12( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay12), + .T(main_ethernetsoc_a7ddrphy_dq_t12), + .IO(ddram_dq[12]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay12) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_42 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[13]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[29]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[13]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[29]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[13]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[29]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[13]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[29]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay13), + .TQ(main_ethernetsoc_a7ddrphy_dq_t13) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_13 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed13), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data13[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data13[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data13[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data13[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data13[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data13[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data13[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data13[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_13 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay13), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed13) +); + +IOBUF IOBUF_13( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay13), + .T(main_ethernetsoc_a7ddrphy_dq_t13), + .IO(ddram_dq[13]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay13) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_43 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[14]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[30]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[14]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[30]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[14]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[30]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[14]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[30]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay14), + .TQ(main_ethernetsoc_a7ddrphy_dq_t14) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_14 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed14), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data14[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data14[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data14[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data14[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data14[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data14[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data14[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data14[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_14 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay14), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed14) +); + +IOBUF IOBUF_14( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay14), + .T(main_ethernetsoc_a7ddrphy_dq_t14), + .IO(ddram_dq[14]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay14) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_44 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[15]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[31]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[15]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[31]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[15]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[31]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[15]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[31]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay15), + .TQ(main_ethernetsoc_a7ddrphy_dq_t15) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_15 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed15), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data15[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data15[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data15[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data15[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data15[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data15[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data15[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data15[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_15 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay15), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed15) +); + +IOBUF IOBUF_15( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay15), + .T(main_ethernetsoc_a7ddrphy_dq_t15), + .IO(ddram_dq[15]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay15) +); + +reg [23:0] storage_2[0:7]; +reg [23:0] memdat_4; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we) + storage_2[main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w; + memdat_4 <= storage_2[main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_4; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_3[0:7]; +reg [23:0] memdat_5; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we) + storage_3[main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w; + memdat_5 <= storage_3[main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_5; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_4[0:7]; +reg [23:0] memdat_6; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we) + storage_4[main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w; + memdat_6 <= storage_4[main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_6; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_5[0:7]; +reg [23:0] memdat_7; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we) + storage_5[main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w; + memdat_7 <= storage_5[main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_7; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_6[0:7]; +reg [23:0] memdat_8; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we) + storage_6[main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w; + memdat_8 <= storage_6[main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_8; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_7[0:7]; +reg [23:0] memdat_9; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we) + storage_7[main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w; + memdat_9 <= storage_7[main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_9; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_8[0:7]; +reg [23:0] memdat_10; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we) + storage_8[main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w; + memdat_10 <= storage_8[main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_10; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_9[0:7]; +reg [23:0] memdat_11; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we) + storage_9[main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w; + memdat_11 <= storage_9[main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_11; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] tag_mem[0:511]; +reg [8:0] memadr_2; +always @(posedge sys_clk) begin + if (main_ethernetsoc_tag_port_we) + tag_mem[main_ethernetsoc_tag_port_adr] <= main_ethernetsoc_tag_port_dat_w; + memadr_2 <= main_ethernetsoc_tag_port_adr; +end + +assign main_ethernetsoc_tag_port_dat_r = tag_mem[memadr_2]; + +assign eth_mdio = main_ethphy_data_oe ? main_ethphy_data_w : 1'bz; +assign main_ethphy_data_r = eth_mdio; + +reg [11:0] storage_10[0:4]; +reg [11:0] memdat_12; +always @(posedge eth_rx_clk) begin + if (main_crc32_checker_syncfifo_wrport_we) + storage_10[main_crc32_checker_syncfifo_wrport_adr] <= main_crc32_checker_syncfifo_wrport_dat_w; + memdat_12 <= storage_10[main_crc32_checker_syncfifo_wrport_adr]; +end + +always @(posedge eth_rx_clk) begin +end + +assign main_crc32_checker_syncfifo_wrport_dat_r = memdat_12; +assign main_crc32_checker_syncfifo_rdport_dat_r = storage_10[main_crc32_checker_syncfifo_rdport_adr]; + +reg [41:0] storage_11[0:63]; +reg [5:0] memadr_3; +reg [5:0] memadr_4; +always @(posedge sys_clk) begin + if (main_tx_cdc_wrport_we) + storage_11[main_tx_cdc_wrport_adr] <= main_tx_cdc_wrport_dat_w; + memadr_3 <= main_tx_cdc_wrport_adr; +end + +always @(posedge eth_tx_clk) begin + memadr_4 <= main_tx_cdc_rdport_adr; +end + +assign main_tx_cdc_wrport_dat_r = storage_11[memadr_3]; +assign main_tx_cdc_rdport_dat_r = storage_11[memadr_4]; + +reg [41:0] storage_12[0:63]; +reg [5:0] memadr_5; +reg [5:0] memadr_6; +always @(posedge eth_rx_clk) begin + if (main_rx_cdc_wrport_we) + storage_12[main_rx_cdc_wrport_adr] <= main_rx_cdc_wrport_dat_w; + memadr_5 <= main_rx_cdc_wrport_adr; +end + +always @(posedge sys_clk) begin + memadr_6 <= main_rx_cdc_rdport_adr; +end + +assign main_rx_cdc_wrport_dat_r = storage_12[memadr_5]; +assign main_rx_cdc_rdport_dat_r = storage_12[memadr_6]; + +reg [34:0] storage_13[0:1]; +reg [34:0] memdat_13; +always @(posedge sys_clk) begin + if (main_writer_fifo_wrport_we) + storage_13[main_writer_fifo_wrport_adr] <= main_writer_fifo_wrport_dat_w; + memdat_13 <= storage_13[main_writer_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_writer_fifo_wrport_dat_r = memdat_13; +assign main_writer_fifo_rdport_dat_r = storage_13[main_writer_fifo_rdport_adr]; + +reg [31:0] mem_2[0:381]; +reg [8:0] memadr_7; +reg [8:0] memadr_8; +always @(posedge sys_clk) begin + if (main_writer_memory0_we) + mem_2[main_writer_memory0_adr] <= main_writer_memory0_dat_w; + memadr_7 <= main_writer_memory0_adr; +end + +always @(posedge sys_clk) begin + memadr_8 <= main_sram0_adr0; +end + +assign main_writer_memory0_dat_r = mem_2[memadr_7]; +assign main_sram0_dat_r0 = mem_2[memadr_8]; + +reg [31:0] mem_3[0:381]; +reg [8:0] memadr_9; +reg [8:0] memadr_10; +always @(posedge sys_clk) begin + if (main_writer_memory1_we) + mem_3[main_writer_memory1_adr] <= main_writer_memory1_dat_w; + memadr_9 <= main_writer_memory1_adr; +end + +always @(posedge sys_clk) begin + memadr_10 <= main_sram1_adr0; +end + +assign main_writer_memory1_dat_r = mem_3[memadr_9]; +assign main_sram1_dat_r0 = mem_3[memadr_10]; + +reg [13:0] storage_14[0:1]; +reg [13:0] memdat_14; +always @(posedge sys_clk) begin + if (main_reader_fifo_wrport_we) + storage_14[main_reader_fifo_wrport_adr] <= main_reader_fifo_wrport_dat_w; + memdat_14 <= storage_14[main_reader_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_reader_fifo_wrport_dat_r = memdat_14; +assign main_reader_fifo_rdport_dat_r = storage_14[main_reader_fifo_rdport_adr]; + +VexRiscv VexRiscv( + .clk(sys_clk), + .dBusWishbone_ACK(main_ethernetsoc_vexriscv_dbus_ack), + .dBusWishbone_DAT_MISO(main_ethernetsoc_vexriscv_dbus_dat_r), + .dBusWishbone_ERR(main_ethernetsoc_vexriscv_dbus_err), + .externalInterruptArray(main_ethernetsoc_vexriscv_interrupt), + .externalResetVector(1'd0), + .iBusWishbone_ACK(main_ethernetsoc_vexriscv_ibus_ack), + .iBusWishbone_DAT_MISO(main_ethernetsoc_vexriscv_ibus_dat_r), + .iBusWishbone_ERR(main_ethernetsoc_vexriscv_ibus_err), + .reset((sys_rst | main_ethernetsoc_vexriscv_reset)), + .softwareInterrupt(1'd0), + .timerInterrupt(1'd0), + .dBusWishbone_ADR(main_ethernetsoc_vexriscv_dbus_adr), + .dBusWishbone_BTE(main_ethernetsoc_vexriscv_dbus_bte), + .dBusWishbone_CTI(main_ethernetsoc_vexriscv_dbus_cti), + .dBusWishbone_CYC(main_ethernetsoc_vexriscv_dbus_cyc), + .dBusWishbone_DAT_MOSI(main_ethernetsoc_vexriscv_dbus_dat_w), + .dBusWishbone_SEL(main_ethernetsoc_vexriscv_dbus_sel), + .dBusWishbone_STB(main_ethernetsoc_vexriscv_dbus_stb), + .dBusWishbone_WE(main_ethernetsoc_vexriscv_dbus_we), + .iBusWishbone_ADR(main_ethernetsoc_vexriscv_ibus_adr), + .iBusWishbone_BTE(main_ethernetsoc_vexriscv_ibus_bte), + .iBusWishbone_CTI(main_ethernetsoc_vexriscv_ibus_cti), + .iBusWishbone_CYC(main_ethernetsoc_vexriscv_ibus_cyc), + .iBusWishbone_DAT_MOSI(main_ethernetsoc_vexriscv_ibus_dat_w), + .iBusWishbone_SEL(main_ethernetsoc_vexriscv_ibus_sel), + .iBusWishbone_STB(main_ethernetsoc_vexriscv_ibus_stb), + .iBusWishbone_WE(main_ethernetsoc_vexriscv_ibus_we) +); + +PLLE2_ADV #( + .CLKFBOUT_MULT(4'd8), + .CLKIN1_PERIOD(10.0), + .CLKOUT0_DIVIDE(4'd8), + .CLKOUT0_PHASE(1'd0), + .CLKOUT1_DIVIDE(2'd2), + .CLKOUT1_PHASE(1'd0), + .CLKOUT2_DIVIDE(2'd2), + .CLKOUT2_PHASE(7'd90), + .CLKOUT3_DIVIDE(3'd4), + .CLKOUT3_PHASE(1'd0), + .CLKOUT4_DIVIDE(6'd32), + .CLKOUT4_PHASE(1'd0), + .DIVCLK_DIVIDE(1'd1), + .REF_JITTER1(0.01), + .STARTUP_WAIT("FALSE") +) PLLE2_ADV ( + .CLKFBIN(builder_pll_fb), + .CLKIN1(main_ethernetsoc_clkin), + .CLKFBOUT(builder_pll_fb), + .CLKOUT0(main_ethernetsoc_clkout0), + .CLKOUT1(main_ethernetsoc_clkout1), + .CLKOUT2(main_ethernetsoc_clkout2), + .CLKOUT3(main_ethernetsoc_clkout3), + .CLKOUT4(main_ethernetsoc_clkout4), + .LOCKED(main_ethernetsoc_locked) +); + +reg [7:0] data_mem_grain0[0:511]; +reg [8:0] memadr_11; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[0]) + data_mem_grain0[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[7:0]; + memadr_11 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[7:0] = data_mem_grain0[memadr_11]; + +reg [7:0] data_mem_grain1[0:511]; +reg [8:0] memadr_12; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[1]) + data_mem_grain1[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[15:8]; + memadr_12 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[15:8] = data_mem_grain1[memadr_12]; + +reg [7:0] data_mem_grain2[0:511]; +reg [8:0] memadr_13; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[2]) + data_mem_grain2[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[23:16]; + memadr_13 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[23:16] = data_mem_grain2[memadr_13]; + +reg [7:0] data_mem_grain3[0:511]; +reg [8:0] memadr_14; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[3]) + data_mem_grain3[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[31:24]; + memadr_14 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[31:24] = data_mem_grain3[memadr_14]; + +reg [7:0] data_mem_grain4[0:511]; +reg [8:0] memadr_15; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[4]) + data_mem_grain4[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[39:32]; + memadr_15 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[39:32] = data_mem_grain4[memadr_15]; + +reg [7:0] data_mem_grain5[0:511]; +reg [8:0] memadr_16; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[5]) + data_mem_grain5[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[47:40]; + memadr_16 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[47:40] = data_mem_grain5[memadr_16]; + +reg [7:0] data_mem_grain6[0:511]; +reg [8:0] memadr_17; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[6]) + data_mem_grain6[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[55:48]; + memadr_17 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[55:48] = data_mem_grain6[memadr_17]; + +reg [7:0] data_mem_grain7[0:511]; +reg [8:0] memadr_18; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[7]) + data_mem_grain7[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[63:56]; + memadr_18 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[63:56] = data_mem_grain7[memadr_18]; + +reg [7:0] data_mem_grain8[0:511]; +reg [8:0] memadr_19; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[8]) + data_mem_grain8[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[71:64]; + memadr_19 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[71:64] = data_mem_grain8[memadr_19]; + +reg [7:0] data_mem_grain9[0:511]; +reg [8:0] memadr_20; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[9]) + data_mem_grain9[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[79:72]; + memadr_20 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[79:72] = data_mem_grain9[memadr_20]; + +reg [7:0] data_mem_grain10[0:511]; +reg [8:0] memadr_21; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[10]) + data_mem_grain10[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[87:80]; + memadr_21 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[87:80] = data_mem_grain10[memadr_21]; + +reg [7:0] data_mem_grain11[0:511]; +reg [8:0] memadr_22; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[11]) + data_mem_grain11[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[95:88]; + memadr_22 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[95:88] = data_mem_grain11[memadr_22]; + +reg [7:0] data_mem_grain12[0:511]; +reg [8:0] memadr_23; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[12]) + data_mem_grain12[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[103:96]; + memadr_23 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[103:96] = data_mem_grain12[memadr_23]; + +reg [7:0] data_mem_grain13[0:511]; +reg [8:0] memadr_24; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[13]) + data_mem_grain13[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[111:104]; + memadr_24 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[111:104] = data_mem_grain13[memadr_24]; + +reg [7:0] data_mem_grain14[0:511]; +reg [8:0] memadr_25; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[14]) + data_mem_grain14[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[119:112]; + memadr_25 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[119:112] = data_mem_grain14[memadr_25]; + +reg [7:0] data_mem_grain15[0:511]; +reg [8:0] memadr_26; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[15]) + data_mem_grain15[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[127:120]; + memadr_26 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[127:120] = data_mem_grain15[memadr_26]; + +reg [7:0] mem_grain0[0:381]; +reg [8:0] memadr_27; +reg [8:0] memadr_28; +always @(posedge sys_clk) begin + memadr_27 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[0]) + mem_grain0[main_sram0_adr1] <= main_sram0_dat_w[7:0]; + memadr_28 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[7:0] = mem_grain0[memadr_27]; +assign main_sram0_dat_r1[7:0] = mem_grain0[memadr_28]; + +reg [7:0] mem_grain1[0:381]; +reg [8:0] memadr_29; +reg [8:0] memadr_30; +always @(posedge sys_clk) begin + memadr_29 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[1]) + mem_grain1[main_sram0_adr1] <= main_sram0_dat_w[15:8]; + memadr_30 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[15:8] = mem_grain1[memadr_29]; +assign main_sram0_dat_r1[15:8] = mem_grain1[memadr_30]; + +reg [7:0] mem_grain2[0:381]; +reg [8:0] memadr_31; +reg [8:0] memadr_32; +always @(posedge sys_clk) begin + memadr_31 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[2]) + mem_grain2[main_sram0_adr1] <= main_sram0_dat_w[23:16]; + memadr_32 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[23:16] = mem_grain2[memadr_31]; +assign main_sram0_dat_r1[23:16] = mem_grain2[memadr_32]; + +reg [7:0] mem_grain3[0:381]; +reg [8:0] memadr_33; +reg [8:0] memadr_34; +always @(posedge sys_clk) begin + memadr_33 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[3]) + mem_grain3[main_sram0_adr1] <= main_sram0_dat_w[31:24]; + memadr_34 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[31:24] = mem_grain3[memadr_33]; +assign main_sram0_dat_r1[31:24] = mem_grain3[memadr_34]; + +reg [7:0] mem_grain0_1[0:381]; +reg [8:0] memadr_35; +reg [8:0] memadr_36; +always @(posedge sys_clk) begin + memadr_35 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[0]) + mem_grain0_1[main_sram1_adr1] <= main_sram1_dat_w[7:0]; + memadr_36 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[7:0] = mem_grain0_1[memadr_35]; +assign main_sram1_dat_r1[7:0] = mem_grain0_1[memadr_36]; + +reg [7:0] mem_grain1_1[0:381]; +reg [8:0] memadr_37; +reg [8:0] memadr_38; +always @(posedge sys_clk) begin + memadr_37 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[1]) + mem_grain1_1[main_sram1_adr1] <= main_sram1_dat_w[15:8]; + memadr_38 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[15:8] = mem_grain1_1[memadr_37]; +assign main_sram1_dat_r1[15:8] = mem_grain1_1[memadr_38]; + +reg [7:0] mem_grain2_1[0:381]; +reg [8:0] memadr_39; +reg [8:0] memadr_40; +always @(posedge sys_clk) begin + memadr_39 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[2]) + mem_grain2_1[main_sram1_adr1] <= main_sram1_dat_w[23:16]; + memadr_40 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[23:16] = mem_grain2_1[memadr_39]; +assign main_sram1_dat_r1[23:16] = mem_grain2_1[memadr_40]; + +reg [7:0] mem_grain3_1[0:381]; +reg [8:0] memadr_41; +reg [8:0] memadr_42; +always @(posedge sys_clk) begin + memadr_41 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[3]) + mem_grain3_1[main_sram1_adr1] <= main_sram1_dat_w[31:24]; + memadr_42 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[31:24] = mem_grain3_1[memadr_41]; +assign main_sram1_dat_r1[31:24] = mem_grain3_1[memadr_42]; + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE ( + .C(sys_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl0), + .Q(builder_xilinxasyncresetsynchronizerimpl0_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_1 ( + .C(sys_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl0_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl0), + .Q(sys_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_2 ( + .C(sys4x_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl1), + .Q(builder_xilinxasyncresetsynchronizerimpl1_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_3 ( + .C(sys4x_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl1_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl1), + .Q(builder_xilinxasyncresetsynchronizerimpl1_expr) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_4 ( + .C(sys4x_dqs_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl2), + .Q(builder_xilinxasyncresetsynchronizerimpl2_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_5 ( + .C(sys4x_dqs_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl2_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl2), + .Q(builder_xilinxasyncresetsynchronizerimpl2_expr) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_6 ( + .C(clk200_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl3), + .Q(builder_xilinxasyncresetsynchronizerimpl3_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_7 ( + .C(clk200_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl3_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl3), + .Q(clk200_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_8 ( + .C(eth_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl4), + .Q(builder_xilinxasyncresetsynchronizerimpl4_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_9 ( + .C(eth_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl4_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl4), + .Q(eth_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_10 ( + .C(eth_tx_clk), + .CE(1'd1), + .D(1'd0), + .PRE(main_ethphy_reset0), + .Q(builder_xilinxasyncresetsynchronizerimpl5_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_11 ( + .C(eth_tx_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl5_rst_meta), + .PRE(main_ethphy_reset0), + .Q(eth_tx_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_12 ( + .C(eth_rx_clk), + .CE(1'd1), + .D(1'd0), + .PRE(main_ethphy_reset0), + .Q(builder_xilinxasyncresetsynchronizerimpl6_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_13 ( + .C(eth_rx_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl6_rst_meta), + .PRE(main_ethphy_reset0), + .Q(eth_rx_rst) +); + +endmodule diff --git a/minitests/litex/src.vivado/top.xdc b/minitests/litex/src.vivado/top.xdc new file mode 100644 index 00000000..88b4268d --- /dev/null +++ b/minitests/litex/src.vivado/top.xdc @@ -0,0 +1,297 @@ + ## serial:0.tx +set_property LOC D10 [get_ports serial_tx] +set_property IOSTANDARD LVCMOS33 [get_ports serial_tx] + ## serial:0.rx +set_property LOC A9 [get_ports serial_rx] +set_property IOSTANDARD LVCMOS33 [get_ports serial_rx] + ## cpu_reset:0 +set_property LOC C2 [get_ports cpu_reset] +set_property IOSTANDARD LVCMOS33 [get_ports cpu_reset] + ## clk100:0 +set_property LOC E3 [get_ports clk100] +set_property IOSTANDARD LVCMOS33 [get_ports clk100] + ## eth_ref_clk:0 +set_property LOC G18 [get_ports eth_ref_clk] +set_property IOSTANDARD LVCMOS33 [get_ports eth_ref_clk] + ## ddram:0.a +set_property LOC R2 [get_ports ddram_a[0]] +set_property SLEW FAST [get_ports ddram_a[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[0]] + ## ddram:0.a +set_property LOC M6 [get_ports ddram_a[1]] +set_property SLEW FAST [get_ports ddram_a[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[1]] + ## ddram:0.a +set_property LOC N4 [get_ports ddram_a[2]] +set_property SLEW FAST [get_ports ddram_a[2]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[2]] + ## ddram:0.a +set_property LOC T1 [get_ports ddram_a[3]] +set_property SLEW FAST [get_ports ddram_a[3]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[3]] + ## ddram:0.a +set_property LOC N6 [get_ports ddram_a[4]] +set_property SLEW FAST [get_ports ddram_a[4]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[4]] + ## ddram:0.a +set_property LOC R7 [get_ports ddram_a[5]] +set_property SLEW FAST [get_ports ddram_a[5]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[5]] + ## ddram:0.a +set_property LOC V6 [get_ports ddram_a[6]] +set_property SLEW FAST [get_ports ddram_a[6]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[6]] + ## ddram:0.a +set_property LOC U7 [get_ports ddram_a[7]] +set_property SLEW FAST [get_ports ddram_a[7]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[7]] + ## ddram:0.a +set_property LOC R8 [get_ports ddram_a[8]] +set_property SLEW FAST [get_ports ddram_a[8]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[8]] + ## ddram:0.a +set_property LOC V7 [get_ports ddram_a[9]] +set_property SLEW FAST [get_ports ddram_a[9]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[9]] + ## ddram:0.a +set_property LOC R6 [get_ports ddram_a[10]] +set_property SLEW FAST [get_ports ddram_a[10]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[10]] + ## ddram:0.a +set_property LOC U6 [get_ports ddram_a[11]] +set_property SLEW FAST [get_ports ddram_a[11]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[11]] + ## ddram:0.a +set_property LOC T6 [get_ports ddram_a[12]] +set_property SLEW FAST [get_ports ddram_a[12]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[12]] + ## ddram:0.a +set_property LOC T8 [get_ports ddram_a[13]] +set_property SLEW FAST [get_ports ddram_a[13]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[13]] + ## ddram:0.ba +set_property LOC R1 [get_ports ddram_ba[0]] +set_property SLEW FAST [get_ports ddram_ba[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_ba[0]] + ## ddram:0.ba +set_property LOC P4 [get_ports ddram_ba[1]] +set_property SLEW FAST [get_ports ddram_ba[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_ba[1]] + ## ddram:0.ba +set_property LOC P2 [get_ports ddram_ba[2]] +set_property SLEW FAST [get_ports ddram_ba[2]] +set_property IOSTANDARD SSTL135 [get_ports ddram_ba[2]] + ## ddram:0.ras_n +set_property LOC P3 [get_ports ddram_ras_n] +set_property SLEW FAST [get_ports ddram_ras_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_ras_n] + ## ddram:0.cas_n +set_property LOC M4 [get_ports ddram_cas_n] +set_property SLEW FAST [get_ports ddram_cas_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_cas_n] + ## ddram:0.we_n +set_property LOC P5 [get_ports ddram_we_n] +set_property SLEW FAST [get_ports ddram_we_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_we_n] + ## ddram:0.cs_n +set_property LOC U8 [get_ports ddram_cs_n] +set_property SLEW FAST [get_ports ddram_cs_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_cs_n] + ## ddram:0.dm +set_property LOC L1 [get_ports ddram_dm[0]] +set_property SLEW FAST [get_ports ddram_dm[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dm[0]] + ## ddram:0.dm +set_property LOC U1 [get_ports ddram_dm[1]] +set_property SLEW FAST [get_ports ddram_dm[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dm[1]] + ## ddram:0.dq +set_property LOC K5 [get_ports ddram_dq[0]] +set_property SLEW FAST [get_ports ddram_dq[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[0]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[0]] + ## ddram:0.dq +set_property LOC L3 [get_ports ddram_dq[1]] +set_property SLEW FAST [get_ports ddram_dq[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[1]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[1]] + ## ddram:0.dq +set_property LOC K3 [get_ports ddram_dq[2]] +set_property SLEW FAST [get_ports ddram_dq[2]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[2]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[2]] + ## ddram:0.dq +set_property LOC L6 [get_ports ddram_dq[3]] +set_property SLEW FAST [get_ports ddram_dq[3]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[3]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[3]] + ## ddram:0.dq +set_property LOC M3 [get_ports ddram_dq[4]] +set_property SLEW FAST [get_ports ddram_dq[4]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[4]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[4]] + ## ddram:0.dq +set_property LOC M1 [get_ports ddram_dq[5]] +set_property SLEW FAST [get_ports ddram_dq[5]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[5]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[5]] + ## ddram:0.dq +set_property LOC L4 [get_ports ddram_dq[6]] +set_property SLEW FAST [get_ports ddram_dq[6]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[6]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[6]] + ## ddram:0.dq +set_property LOC M2 [get_ports ddram_dq[7]] +set_property SLEW FAST [get_ports ddram_dq[7]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[7]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[7]] + ## ddram:0.dq +set_property LOC V4 [get_ports ddram_dq[8]] +set_property SLEW FAST [get_ports ddram_dq[8]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[8]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[8]] + ## ddram:0.dq +set_property LOC T5 [get_ports ddram_dq[9]] +set_property SLEW FAST [get_ports ddram_dq[9]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[9]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[9]] + ## ddram:0.dq +set_property LOC U4 [get_ports ddram_dq[10]] +set_property SLEW FAST [get_ports ddram_dq[10]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[10]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[10]] + ## ddram:0.dq +set_property LOC V5 [get_ports ddram_dq[11]] +set_property SLEW FAST [get_ports ddram_dq[11]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[11]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[11]] + ## ddram:0.dq +set_property LOC V1 [get_ports ddram_dq[12]] +set_property SLEW FAST [get_ports ddram_dq[12]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[12]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[12]] + ## ddram:0.dq +set_property LOC T3 [get_ports ddram_dq[13]] +set_property SLEW FAST [get_ports ddram_dq[13]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[13]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[13]] + ## ddram:0.dq +set_property LOC U3 [get_ports ddram_dq[14]] +set_property SLEW FAST [get_ports ddram_dq[14]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[14]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[14]] + ## ddram:0.dq +set_property LOC R3 [get_ports ddram_dq[15]] +set_property SLEW FAST [get_ports ddram_dq[15]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[15]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[15]] + ## ddram:0.dqs_p +set_property LOC N2 [get_ports ddram_dqs_p[0]] +set_property SLEW FAST [get_ports ddram_dqs_p[0]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_p[0]] + ## ddram:0.dqs_p +set_property LOC U2 [get_ports ddram_dqs_p[1]] +set_property SLEW FAST [get_ports ddram_dqs_p[1]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_p[1]] + ## ddram:0.dqs_n +set_property LOC N1 [get_ports ddram_dqs_n[0]] +set_property SLEW FAST [get_ports ddram_dqs_n[0]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_n[0]] + ## ddram:0.dqs_n +set_property LOC V2 [get_ports ddram_dqs_n[1]] +set_property SLEW FAST [get_ports ddram_dqs_n[1]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_n[1]] + ## ddram:0.clk_p +set_property LOC U9 [get_ports ddram_clk_p] +set_property SLEW FAST [get_ports ddram_clk_p] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_clk_p] + ## ddram:0.clk_n +set_property LOC V9 [get_ports ddram_clk_n] +set_property SLEW FAST [get_ports ddram_clk_n] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_clk_n] + ## ddram:0.cke +set_property LOC N5 [get_ports ddram_cke] +set_property SLEW FAST [get_ports ddram_cke] +set_property IOSTANDARD SSTL135 [get_ports ddram_cke] + ## ddram:0.odt +set_property LOC R5 [get_ports ddram_odt] +set_property SLEW FAST [get_ports ddram_odt] +set_property IOSTANDARD SSTL135 [get_ports ddram_odt] + ## ddram:0.reset_n +set_property LOC K6 [get_ports ddram_reset_n] +set_property SLEW FAST [get_ports ddram_reset_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_reset_n] + ## eth_clocks:0.tx +set_property LOC H16 [get_ports eth_clocks_tx] +set_property IOSTANDARD LVCMOS33 [get_ports eth_clocks_tx] + ## eth_clocks:0.rx +set_property LOC F15 [get_ports eth_clocks_rx] +set_property IOSTANDARD LVCMOS33 [get_ports eth_clocks_rx] + ## eth:0.rst_n +set_property LOC C16 [get_ports eth_rst_n] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rst_n] + ## eth:0.mdio +set_property LOC K13 [get_ports eth_mdio] +set_property IOSTANDARD LVCMOS33 [get_ports eth_mdio] + ## eth:0.mdc +set_property LOC F16 [get_ports eth_mdc] +set_property IOSTANDARD LVCMOS33 [get_ports eth_mdc] + ## eth:0.rx_dv +set_property LOC G16 [get_ports eth_rx_dv] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_dv] + ## eth:0.rx_er +set_property LOC C17 [get_ports eth_rx_er] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_er] + ## eth:0.rx_data +set_property LOC D18 [get_ports eth_rx_data[0]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[0]] + ## eth:0.rx_data +set_property LOC E17 [get_ports eth_rx_data[1]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[1]] + ## eth:0.rx_data +set_property LOC E18 [get_ports eth_rx_data[2]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[2]] + ## eth:0.rx_data +set_property LOC G17 [get_ports eth_rx_data[3]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[3]] + ## eth:0.tx_en +set_property LOC H15 [get_ports eth_tx_en] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_en] + ## eth:0.tx_data +set_property LOC H14 [get_ports eth_tx_data[0]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[0]] + ## eth:0.tx_data +set_property LOC J14 [get_ports eth_tx_data[1]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[1]] + ## eth:0.tx_data +set_property LOC J13 [get_ports eth_tx_data[2]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[2]] + ## eth:0.tx_data +set_property LOC H17 [get_ports eth_tx_data[3]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[3]] + ## eth:0.col +set_property LOC D17 [get_ports eth_col] +set_property IOSTANDARD LVCMOS33 [get_ports eth_col] + ## eth:0.crs +set_property LOC G14 [get_ports eth_crs] +set_property IOSTANDARD LVCMOS33 [get_ports eth_crs] + +set_property INTERNAL_VREF 0.675 [get_iobanks 34] + +create_clock -name clk100 -period 10.0 [get_nets clk100] + +create_clock -name eth_rx_clk -period 80.0 [get_nets eth_rx_clk] + +create_clock -name eth_tx_clk -period 80.0 [get_nets eth_tx_clk] + +set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -asynchronous + +set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous + +set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous + +set_false_path -quiet -to [get_nets -quiet -filter {mr_ff == TRUE}] + +set_false_path -quiet -to [get_pins -quiet -filter {REF_PIN_NAME == PRE} -of [get_cells -quiet -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]] + +set_max_delay 2 -quiet -from [get_pins -quiet -filter {REF_PIN_NAME == Q} -of [get_cells -quiet -filter {ars_ff1 == TRUE}]] -to [get_pins -quiet -filter {REF_PIN_NAME == D} -of [get_cells -quiet -filter {ars_ff2 == TRUE}]] \ No newline at end of file diff --git a/minitests/litex/src.yosys/Makefile b/minitests/litex/src.yosys/Makefile new file mode 100644 index 00000000..496f0488 --- /dev/null +++ b/minitests/litex/src.yosys/Makefile @@ -0,0 +1,19 @@ +VIVADO = /opt/Xilinx/Vivado/2017.2/bin/vivado + +all: top.bit + +clean: + @rm -f *.edif + @rm -f *.bit + @rm -f *.log + @rm -rf build + +.PHONY: all clean + +top.edif: $(YOSYS) + $(YOSYS) -s synth.ys -l yosys.log + +top.bit: $(VIVADO) top.edif + mkdir -p build + cd build && $(VIVADO) -mode batch -source ../top.tcl -nojournal -tempDir build -log vivado.log -verbose + cp build/*.bit ./ diff --git a/minitests/litex/src.yosys/VexRiscv.v b/minitests/litex/src.yosys/VexRiscv.v new file mode 100644 index 00000000..596468d9 --- /dev/null +++ b/minitests/litex/src.yosys/VexRiscv.v @@ -0,0 +1,5760 @@ +// Generator : SpinalHDL v1.3.5 git head : f0505d24810c8661a24530409359554b7cfa271a +// Date : 09/06/2019, 12:33:14 +// Component : VexRiscv + + +`define Src1CtrlEnum_defaultEncoding_type [1:0] +`define Src1CtrlEnum_defaultEncoding_RS 2'b00 +`define Src1CtrlEnum_defaultEncoding_IMU 2'b01 +`define Src1CtrlEnum_defaultEncoding_PC_INCREMENT 2'b10 +`define Src1CtrlEnum_defaultEncoding_URS1 2'b11 + +`define AluBitwiseCtrlEnum_defaultEncoding_type [1:0] +`define AluBitwiseCtrlEnum_defaultEncoding_XOR_1 2'b00 +`define AluBitwiseCtrlEnum_defaultEncoding_OR_1 2'b01 +`define AluBitwiseCtrlEnum_defaultEncoding_AND_1 2'b10 + +`define EnvCtrlEnum_defaultEncoding_type [0:0] +`define EnvCtrlEnum_defaultEncoding_NONE 1'b0 +`define EnvCtrlEnum_defaultEncoding_XRET 1'b1 + +`define BranchCtrlEnum_defaultEncoding_type [1:0] +`define BranchCtrlEnum_defaultEncoding_INC 2'b00 +`define BranchCtrlEnum_defaultEncoding_B 2'b01 +`define BranchCtrlEnum_defaultEncoding_JAL 2'b10 +`define BranchCtrlEnum_defaultEncoding_JALR 2'b11 + +`define Src2CtrlEnum_defaultEncoding_type [1:0] +`define Src2CtrlEnum_defaultEncoding_RS 2'b00 +`define Src2CtrlEnum_defaultEncoding_IMI 2'b01 +`define Src2CtrlEnum_defaultEncoding_IMS 2'b10 +`define Src2CtrlEnum_defaultEncoding_PC 2'b11 + +`define AluCtrlEnum_defaultEncoding_type [1:0] +`define AluCtrlEnum_defaultEncoding_ADD_SUB 2'b00 +`define AluCtrlEnum_defaultEncoding_SLT_SLTU 2'b01 +`define AluCtrlEnum_defaultEncoding_BITWISE 2'b10 + +`define ShiftCtrlEnum_defaultEncoding_type [1:0] +`define ShiftCtrlEnum_defaultEncoding_DISABLE_1 2'b00 +`define ShiftCtrlEnum_defaultEncoding_SLL_1 2'b01 +`define ShiftCtrlEnum_defaultEncoding_SRL_1 2'b10 +`define ShiftCtrlEnum_defaultEncoding_SRA_1 2'b11 + +module InstructionCache ( + input io_flush, + input io_cpu_prefetch_isValid, + output reg io_cpu_prefetch_haltIt, + input [31:0] io_cpu_prefetch_pc, + input io_cpu_fetch_isValid, + input io_cpu_fetch_isStuck, + input io_cpu_fetch_isRemoved, + input [31:0] io_cpu_fetch_pc, + output [31:0] io_cpu_fetch_data, + input io_cpu_fetch_dataBypassValid, + input [31:0] io_cpu_fetch_dataBypass, + output io_cpu_fetch_mmuBus_cmd_isValid, + output [31:0] io_cpu_fetch_mmuBus_cmd_virtualAddress, + output io_cpu_fetch_mmuBus_cmd_bypassTranslation, + input [31:0] io_cpu_fetch_mmuBus_rsp_physicalAddress, + input io_cpu_fetch_mmuBus_rsp_isIoAccess, + input io_cpu_fetch_mmuBus_rsp_allowRead, + input io_cpu_fetch_mmuBus_rsp_allowWrite, + input io_cpu_fetch_mmuBus_rsp_allowExecute, + input io_cpu_fetch_mmuBus_rsp_exception, + input io_cpu_fetch_mmuBus_rsp_refilling, + output io_cpu_fetch_mmuBus_end, + input io_cpu_fetch_mmuBus_busy, + output [31:0] io_cpu_fetch_physicalAddress, + output io_cpu_fetch_haltIt, + input io_cpu_decode_isValid, + input io_cpu_decode_isStuck, + input [31:0] io_cpu_decode_pc, + output [31:0] io_cpu_decode_physicalAddress, + output [31:0] io_cpu_decode_data, + output io_cpu_decode_cacheMiss, + output io_cpu_decode_error, + output io_cpu_decode_mmuRefilling, + output io_cpu_decode_mmuException, + input io_cpu_decode_isUser, + input io_cpu_fill_valid, + input [31:0] io_cpu_fill_payload, + output io_mem_cmd_valid, + input io_mem_cmd_ready, + output [31:0] io_mem_cmd_payload_address, + output [2:0] io_mem_cmd_payload_size, + input io_mem_rsp_valid, + input [31:0] io_mem_rsp_payload_data, + input io_mem_rsp_payload_error, + input clk, + input reset); + reg [21:0] _zz_10_; + reg [31:0] _zz_11_; + wire _zz_12_; + wire _zz_13_; + wire [0:0] _zz_14_; + wire [0:0] _zz_15_; + wire [21:0] _zz_16_; + reg _zz_1_; + reg _zz_2_; + reg lineLoader_fire; + reg lineLoader_valid; + reg [31:0] lineLoader_address; + reg lineLoader_hadError; + reg lineLoader_flushPending; + reg [7:0] lineLoader_flushCounter; + reg _zz_3_; + reg lineLoader_cmdSent; + reg lineLoader_wayToAllocate_willIncrement; + wire lineLoader_wayToAllocate_willClear; + wire lineLoader_wayToAllocate_willOverflowIfInc; + wire lineLoader_wayToAllocate_willOverflow; + reg [2:0] lineLoader_wordIndex; + wire lineLoader_write_tag_0_valid; + wire [6:0] lineLoader_write_tag_0_payload_address; + wire lineLoader_write_tag_0_payload_data_valid; + wire lineLoader_write_tag_0_payload_data_error; + wire [19:0] lineLoader_write_tag_0_payload_data_address; + wire lineLoader_write_data_0_valid; + wire [9:0] lineLoader_write_data_0_payload_address; + wire [31:0] lineLoader_write_data_0_payload_data; + wire _zz_4_; + wire [6:0] _zz_5_; + wire _zz_6_; + wire fetchStage_read_waysValues_0_tag_valid; + wire fetchStage_read_waysValues_0_tag_error; + wire [19:0] fetchStage_read_waysValues_0_tag_address; + wire [21:0] _zz_7_; + wire [9:0] _zz_8_; + wire _zz_9_; + wire [31:0] fetchStage_read_waysValues_0_data; + wire fetchStage_hit_hits_0; + wire fetchStage_hit_valid; + wire fetchStage_hit_error; + wire [31:0] fetchStage_hit_data; + wire [31:0] fetchStage_hit_word; + reg [31:0] io_cpu_fetch_data_regNextWhen; + reg [31:0] decodeStage_mmuRsp_physicalAddress; + reg decodeStage_mmuRsp_isIoAccess; + reg decodeStage_mmuRsp_allowRead; + reg decodeStage_mmuRsp_allowWrite; + reg decodeStage_mmuRsp_allowExecute; + reg decodeStage_mmuRsp_exception; + reg decodeStage_mmuRsp_refilling; + reg decodeStage_hit_valid; + reg decodeStage_hit_error; + (* ram_style = "block" *) reg [21:0] ways_0_tags [0:127]; + (* ram_style = "block" *) reg [31:0] ways_0_datas [0:1023]; + assign _zz_12_ = (! lineLoader_flushCounter[7]); + assign _zz_13_ = (lineLoader_flushPending && (! (lineLoader_valid || io_cpu_fetch_isValid))); + assign _zz_14_ = _zz_7_[0 : 0]; + assign _zz_15_ = _zz_7_[1 : 1]; + assign _zz_16_ = {lineLoader_write_tag_0_payload_data_address,{lineLoader_write_tag_0_payload_data_error,lineLoader_write_tag_0_payload_data_valid}}; + always @ (posedge clk) begin + if(_zz_2_) begin + ways_0_tags[lineLoader_write_tag_0_payload_address] <= _zz_16_; + end + end + + always @ (posedge clk) begin + if(_zz_6_) begin + _zz_10_ <= ways_0_tags[_zz_5_]; + end + end + + always @ (posedge clk) begin + if(_zz_1_) begin + ways_0_datas[lineLoader_write_data_0_payload_address] <= lineLoader_write_data_0_payload_data; + end + end + + always @ (posedge clk) begin + if(_zz_9_) begin + _zz_11_ <= ways_0_datas[_zz_8_]; + end + end + + always @ (*) begin + _zz_1_ = 1'b0; + if(lineLoader_write_data_0_valid)begin + _zz_1_ = 1'b1; + end + end + + always @ (*) begin + _zz_2_ = 1'b0; + if(lineLoader_write_tag_0_valid)begin + _zz_2_ = 1'b1; + end + end + + assign io_cpu_fetch_haltIt = io_cpu_fetch_mmuBus_busy; + always @ (*) begin + lineLoader_fire = 1'b0; + if(io_mem_rsp_valid)begin + if((lineLoader_wordIndex == (3'b111)))begin + lineLoader_fire = 1'b1; + end + end + end + + always @ (*) begin + io_cpu_prefetch_haltIt = (lineLoader_valid || lineLoader_flushPending); + if(_zz_12_)begin + io_cpu_prefetch_haltIt = 1'b1; + end + if((! _zz_3_))begin + io_cpu_prefetch_haltIt = 1'b1; + end + if(io_flush)begin + io_cpu_prefetch_haltIt = 1'b1; + end + end + + assign io_mem_cmd_valid = (lineLoader_valid && (! lineLoader_cmdSent)); + assign io_mem_cmd_payload_address = {lineLoader_address[31 : 5],(5'b00000)}; + assign io_mem_cmd_payload_size = (3'b101); + always @ (*) begin + lineLoader_wayToAllocate_willIncrement = 1'b0; + if(lineLoader_fire)begin + lineLoader_wayToAllocate_willIncrement = 1'b1; + end + end + + assign lineLoader_wayToAllocate_willClear = 1'b0; + assign lineLoader_wayToAllocate_willOverflowIfInc = 1'b1; + assign lineLoader_wayToAllocate_willOverflow = (lineLoader_wayToAllocate_willOverflowIfInc && lineLoader_wayToAllocate_willIncrement); + assign _zz_4_ = 1'b1; + assign lineLoader_write_tag_0_valid = ((_zz_4_ && lineLoader_fire) || (! lineLoader_flushCounter[7])); + assign lineLoader_write_tag_0_payload_address = (lineLoader_flushCounter[7] ? lineLoader_address[11 : 5] : lineLoader_flushCounter[6 : 0]); + assign lineLoader_write_tag_0_payload_data_valid = lineLoader_flushCounter[7]; + assign lineLoader_write_tag_0_payload_data_error = (lineLoader_hadError || io_mem_rsp_payload_error); + assign lineLoader_write_tag_0_payload_data_address = lineLoader_address[31 : 12]; + assign lineLoader_write_data_0_valid = (io_mem_rsp_valid && _zz_4_); + assign lineLoader_write_data_0_payload_address = {lineLoader_address[11 : 5],lineLoader_wordIndex}; + assign lineLoader_write_data_0_payload_data = io_mem_rsp_payload_data; + assign _zz_5_ = io_cpu_prefetch_pc[11 : 5]; + assign _zz_6_ = (! io_cpu_fetch_isStuck); + assign _zz_7_ = _zz_10_; + assign fetchStage_read_waysValues_0_tag_valid = _zz_14_[0]; + assign fetchStage_read_waysValues_0_tag_error = _zz_15_[0]; + assign fetchStage_read_waysValues_0_tag_address = _zz_7_[21 : 2]; + assign _zz_8_ = io_cpu_prefetch_pc[11 : 2]; + assign _zz_9_ = (! io_cpu_fetch_isStuck); + assign fetchStage_read_waysValues_0_data = _zz_11_; + assign fetchStage_hit_hits_0 = (fetchStage_read_waysValues_0_tag_valid && (fetchStage_read_waysValues_0_tag_address == io_cpu_fetch_mmuBus_rsp_physicalAddress[31 : 12])); + assign fetchStage_hit_valid = (fetchStage_hit_hits_0 != (1'b0)); + assign fetchStage_hit_error = fetchStage_read_waysValues_0_tag_error; + assign fetchStage_hit_data = fetchStage_read_waysValues_0_data; + assign fetchStage_hit_word = fetchStage_hit_data[31 : 0]; + assign io_cpu_fetch_data = (io_cpu_fetch_dataBypassValid ? io_cpu_fetch_dataBypass : fetchStage_hit_word); + assign io_cpu_decode_data = io_cpu_fetch_data_regNextWhen; + assign io_cpu_fetch_mmuBus_cmd_isValid = io_cpu_fetch_isValid; + assign io_cpu_fetch_mmuBus_cmd_virtualAddress = io_cpu_fetch_pc; + assign io_cpu_fetch_mmuBus_cmd_bypassTranslation = 1'b0; + assign io_cpu_fetch_mmuBus_end = ((! io_cpu_fetch_isStuck) || io_cpu_fetch_isRemoved); + assign io_cpu_fetch_physicalAddress = io_cpu_fetch_mmuBus_rsp_physicalAddress; + assign io_cpu_decode_cacheMiss = (! decodeStage_hit_valid); + assign io_cpu_decode_error = decodeStage_hit_error; + assign io_cpu_decode_mmuRefilling = decodeStage_mmuRsp_refilling; + assign io_cpu_decode_mmuException = ((! decodeStage_mmuRsp_refilling) && (decodeStage_mmuRsp_exception || (! decodeStage_mmuRsp_allowExecute))); + assign io_cpu_decode_physicalAddress = decodeStage_mmuRsp_physicalAddress; + always @ (posedge clk) begin + if(reset) begin + lineLoader_valid <= 1'b0; + lineLoader_hadError <= 1'b0; + lineLoader_flushPending <= 1'b1; + lineLoader_cmdSent <= 1'b0; + lineLoader_wordIndex <= (3'b000); + end else begin + if(lineLoader_fire)begin + lineLoader_valid <= 1'b0; + end + if(lineLoader_fire)begin + lineLoader_hadError <= 1'b0; + end + if(io_cpu_fill_valid)begin + lineLoader_valid <= 1'b1; + end + if(io_flush)begin + lineLoader_flushPending <= 1'b1; + end + if(_zz_13_)begin + lineLoader_flushPending <= 1'b0; + end + if((io_mem_cmd_valid && io_mem_cmd_ready))begin + lineLoader_cmdSent <= 1'b1; + end + if(lineLoader_fire)begin + lineLoader_cmdSent <= 1'b0; + end + if(io_mem_rsp_valid)begin + lineLoader_wordIndex <= (lineLoader_wordIndex + (3'b001)); + if(io_mem_rsp_payload_error)begin + lineLoader_hadError <= 1'b1; + end + end + end + end + + always @ (posedge clk) begin + if(io_cpu_fill_valid)begin + lineLoader_address <= io_cpu_fill_payload; + end + if(_zz_12_)begin + lineLoader_flushCounter <= (lineLoader_flushCounter + (8'b00000001)); + end + _zz_3_ <= lineLoader_flushCounter[7]; + if(_zz_13_)begin + lineLoader_flushCounter <= (8'b00000000); + end + if((! io_cpu_decode_isStuck))begin + io_cpu_fetch_data_regNextWhen <= io_cpu_fetch_data; + end + if((! io_cpu_decode_isStuck))begin + decodeStage_mmuRsp_physicalAddress <= io_cpu_fetch_mmuBus_rsp_physicalAddress; + decodeStage_mmuRsp_isIoAccess <= io_cpu_fetch_mmuBus_rsp_isIoAccess; + decodeStage_mmuRsp_allowRead <= io_cpu_fetch_mmuBus_rsp_allowRead; + decodeStage_mmuRsp_allowWrite <= io_cpu_fetch_mmuBus_rsp_allowWrite; + decodeStage_mmuRsp_allowExecute <= io_cpu_fetch_mmuBus_rsp_allowExecute; + decodeStage_mmuRsp_exception <= io_cpu_fetch_mmuBus_rsp_exception; + decodeStage_mmuRsp_refilling <= io_cpu_fetch_mmuBus_rsp_refilling; + end + if((! io_cpu_decode_isStuck))begin + decodeStage_hit_valid <= fetchStage_hit_valid; + end + if((! io_cpu_decode_isStuck))begin + decodeStage_hit_error <= fetchStage_hit_error; + end + end + +endmodule + +module DataCache ( + input io_cpu_execute_isValid, + input [31:0] io_cpu_execute_address, + input io_cpu_execute_args_wr, + input [31:0] io_cpu_execute_args_data, + input [1:0] io_cpu_execute_args_size, + input io_cpu_memory_isValid, + input io_cpu_memory_isStuck, + input io_cpu_memory_isRemoved, + output io_cpu_memory_isWrite, + input [31:0] io_cpu_memory_address, + output io_cpu_memory_mmuBus_cmd_isValid, + output [31:0] io_cpu_memory_mmuBus_cmd_virtualAddress, + output io_cpu_memory_mmuBus_cmd_bypassTranslation, + input [31:0] io_cpu_memory_mmuBus_rsp_physicalAddress, + input io_cpu_memory_mmuBus_rsp_isIoAccess, + input io_cpu_memory_mmuBus_rsp_allowRead, + input io_cpu_memory_mmuBus_rsp_allowWrite, + input io_cpu_memory_mmuBus_rsp_allowExecute, + input io_cpu_memory_mmuBus_rsp_exception, + input io_cpu_memory_mmuBus_rsp_refilling, + output io_cpu_memory_mmuBus_end, + input io_cpu_memory_mmuBus_busy, + input io_cpu_writeBack_isValid, + input io_cpu_writeBack_isStuck, + input io_cpu_writeBack_isUser, + output reg io_cpu_writeBack_haltIt, + output io_cpu_writeBack_isWrite, + output reg [31:0] io_cpu_writeBack_data, + input [31:0] io_cpu_writeBack_address, + output io_cpu_writeBack_mmuException, + output io_cpu_writeBack_unalignedAccess, + output reg io_cpu_writeBack_accessError, + output reg io_cpu_redo, + input io_cpu_flush_valid, + output reg io_cpu_flush_ready, + output reg io_mem_cmd_valid, + input io_mem_cmd_ready, + output reg io_mem_cmd_payload_wr, + output reg [31:0] io_mem_cmd_payload_address, + output [31:0] io_mem_cmd_payload_data, + output [3:0] io_mem_cmd_payload_mask, + output reg [2:0] io_mem_cmd_payload_length, + output reg io_mem_cmd_payload_last, + input io_mem_rsp_valid, + input [31:0] io_mem_rsp_payload_data, + input io_mem_rsp_payload_error, + input clk, + input reset); + reg [21:0] _zz_10_; + reg [31:0] _zz_11_; + wire _zz_12_; + wire _zz_13_; + wire _zz_14_; + wire _zz_15_; + wire _zz_16_; + wire _zz_17_; + wire [0:0] _zz_18_; + wire [0:0] _zz_19_; + wire [0:0] _zz_20_; + wire [2:0] _zz_21_; + wire [1:0] _zz_22_; + wire [21:0] _zz_23_; + reg _zz_1_; + reg _zz_2_; + wire haltCpu; + reg tagsReadCmd_valid; + reg [6:0] tagsReadCmd_payload; + reg tagsWriteCmd_valid; + reg [0:0] tagsWriteCmd_payload_way; + reg [6:0] tagsWriteCmd_payload_address; + reg tagsWriteCmd_payload_data_valid; + reg tagsWriteCmd_payload_data_error; + reg [19:0] tagsWriteCmd_payload_data_address; + reg tagsWriteLastCmd_valid; + reg [0:0] tagsWriteLastCmd_payload_way; + reg [6:0] tagsWriteLastCmd_payload_address; + reg tagsWriteLastCmd_payload_data_valid; + reg tagsWriteLastCmd_payload_data_error; + reg [19:0] tagsWriteLastCmd_payload_data_address; + reg dataReadCmd_valid; + reg [9:0] dataReadCmd_payload; + reg dataWriteCmd_valid; + reg [0:0] dataWriteCmd_payload_way; + reg [9:0] dataWriteCmd_payload_address; + reg [31:0] dataWriteCmd_payload_data; + reg [3:0] dataWriteCmd_payload_mask; + wire _zz_3_; + wire ways_0_tagsReadRsp_valid; + wire ways_0_tagsReadRsp_error; + wire [19:0] ways_0_tagsReadRsp_address; + wire [21:0] _zz_4_; + wire _zz_5_; + wire [31:0] ways_0_dataReadRsp; + reg [3:0] _zz_6_; + wire [3:0] stage0_mask; + wire [0:0] stage0_colisions; + reg stageA_request_wr; + reg [31:0] stageA_request_data; + reg [1:0] stageA_request_size; + reg [3:0] stageA_mask; + wire stageA_wayHits_0; + reg [0:0] stage0_colisions_regNextWhen; + wire [0:0] _zz_7_; + wire [0:0] stageA_colisions; + reg stageB_request_wr; + reg [31:0] stageB_request_data; + reg [1:0] stageB_request_size; + reg stageB_mmuRspFreeze; + reg [31:0] stageB_mmuRsp_physicalAddress; + reg stageB_mmuRsp_isIoAccess; + reg stageB_mmuRsp_allowRead; + reg stageB_mmuRsp_allowWrite; + reg stageB_mmuRsp_allowExecute; + reg stageB_mmuRsp_exception; + reg stageB_mmuRsp_refilling; + reg stageB_tagsReadRsp_0_valid; + reg stageB_tagsReadRsp_0_error; + reg [19:0] stageB_tagsReadRsp_0_address; + reg [31:0] stageB_dataReadRsp_0; + wire [0:0] _zz_8_; + reg [0:0] stageB_waysHits; + wire stageB_waysHit; + wire [31:0] stageB_dataMux; + reg [3:0] stageB_mask; + reg [0:0] stageB_colisions; + reg stageB_loaderValid; + reg stageB_flusher_valid; + wire [31:0] stageB_requestDataBypass; + wire stageB_isAmo; + reg stageB_memCmdSent; + wire [0:0] _zz_9_; + reg loader_valid; + reg loader_counter_willIncrement; + wire loader_counter_willClear; + reg [2:0] loader_counter_valueNext; + reg [2:0] loader_counter_value; + wire loader_counter_willOverflowIfInc; + wire loader_counter_willOverflow; + reg [0:0] loader_waysAllocator; + reg loader_error; + (* ram_style = "block" *) reg [21:0] ways_0_tags [0:127]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol0 [0:1023]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol1 [0:1023]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol2 [0:1023]; + (* ram_style = "block" *) reg [7:0] ways_0_data_symbol3 [0:1023]; + reg [7:0] _zz_24_; + reg [7:0] _zz_25_; + reg [7:0] _zz_26_; + reg [7:0] _zz_27_; + assign _zz_12_ = (io_cpu_execute_isValid && (! io_cpu_memory_isStuck)); + assign _zz_13_ = (((stageB_mmuRsp_refilling || io_cpu_writeBack_accessError) || io_cpu_writeBack_mmuException) || io_cpu_writeBack_unalignedAccess); + assign _zz_14_ = (stageB_waysHit || (stageB_request_wr && (! stageB_isAmo))); + assign _zz_15_ = (loader_valid && io_mem_rsp_valid); + assign _zz_16_ = ((((io_cpu_flush_valid && (! io_cpu_execute_isValid)) && (! io_cpu_memory_isValid)) && (! io_cpu_writeBack_isValid)) && (! io_cpu_redo)); + assign _zz_17_ = ((! io_cpu_writeBack_isStuck) && (! stageB_mmuRspFreeze)); + assign _zz_18_ = _zz_4_[0 : 0]; + assign _zz_19_ = _zz_4_[1 : 1]; + assign _zz_20_ = loader_counter_willIncrement; + assign _zz_21_ = {2'd0, _zz_20_}; + assign _zz_22_ = {loader_waysAllocator,loader_waysAllocator[0]}; + assign _zz_23_ = {tagsWriteCmd_payload_data_address,{tagsWriteCmd_payload_data_error,tagsWriteCmd_payload_data_valid}}; + always @ (posedge clk) begin + if(_zz_2_) begin + ways_0_tags[tagsWriteCmd_payload_address] <= _zz_23_; + end + end + + always @ (posedge clk) begin + if(_zz_3_) begin + _zz_10_ <= ways_0_tags[tagsReadCmd_payload]; + end + end + + always @ (*) begin + _zz_11_ = {_zz_27_, _zz_26_, _zz_25_, _zz_24_}; + end + always @ (posedge clk) begin + if(dataWriteCmd_payload_mask[0] && _zz_1_) begin + ways_0_data_symbol0[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[7 : 0]; + end + if(dataWriteCmd_payload_mask[1] && _zz_1_) begin + ways_0_data_symbol1[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[15 : 8]; + end + if(dataWriteCmd_payload_mask[2] && _zz_1_) begin + ways_0_data_symbol2[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[23 : 16]; + end + if(dataWriteCmd_payload_mask[3] && _zz_1_) begin + ways_0_data_symbol3[dataWriteCmd_payload_address] <= dataWriteCmd_payload_data[31 : 24]; + end + end + + always @ (posedge clk) begin + if(_zz_5_) begin + _zz_24_ <= ways_0_data_symbol0[dataReadCmd_payload]; + _zz_25_ <= ways_0_data_symbol1[dataReadCmd_payload]; + _zz_26_ <= ways_0_data_symbol2[dataReadCmd_payload]; + _zz_27_ <= ways_0_data_symbol3[dataReadCmd_payload]; + end + end + + always @ (*) begin + _zz_1_ = 1'b0; + if((dataWriteCmd_valid && dataWriteCmd_payload_way[0]))begin + _zz_1_ = 1'b1; + end + end + + always @ (*) begin + _zz_2_ = 1'b0; + if((tagsWriteCmd_valid && tagsWriteCmd_payload_way[0]))begin + _zz_2_ = 1'b1; + end + end + + assign haltCpu = 1'b0; + assign _zz_3_ = (tagsReadCmd_valid && (! io_cpu_memory_isStuck)); + assign _zz_4_ = _zz_10_; + assign ways_0_tagsReadRsp_valid = _zz_18_[0]; + assign ways_0_tagsReadRsp_error = _zz_19_[0]; + assign ways_0_tagsReadRsp_address = _zz_4_[21 : 2]; + assign _zz_5_ = (dataReadCmd_valid && (! io_cpu_memory_isStuck)); + assign ways_0_dataReadRsp = _zz_11_; + always @ (*) begin + tagsReadCmd_valid = 1'b0; + if(_zz_12_)begin + tagsReadCmd_valid = 1'b1; + end + end + + always @ (*) begin + tagsReadCmd_payload = (7'bxxxxxxx); + if(_zz_12_)begin + tagsReadCmd_payload = io_cpu_execute_address[11 : 5]; + end + end + + always @ (*) begin + dataReadCmd_valid = 1'b0; + if(_zz_12_)begin + dataReadCmd_valid = 1'b1; + end + end + + always @ (*) begin + dataReadCmd_payload = (10'bxxxxxxxxxx); + if(_zz_12_)begin + dataReadCmd_payload = io_cpu_execute_address[11 : 2]; + end + end + + always @ (*) begin + tagsWriteCmd_valid = 1'b0; + if(stageB_flusher_valid)begin + tagsWriteCmd_valid = stageB_flusher_valid; + end + if(_zz_13_)begin + tagsWriteCmd_valid = 1'b0; + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_valid = 1'b1; + end + end + + always @ (*) begin + tagsWriteCmd_payload_way = (1'bx); + if(stageB_flusher_valid)begin + tagsWriteCmd_payload_way = (1'b1); + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_way = loader_waysAllocator; + end + end + + always @ (*) begin + tagsWriteCmd_payload_address = (7'bxxxxxxx); + if(stageB_flusher_valid)begin + tagsWriteCmd_payload_address = stageB_mmuRsp_physicalAddress[11 : 5]; + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_address = stageB_mmuRsp_physicalAddress[11 : 5]; + end + end + + always @ (*) begin + tagsWriteCmd_payload_data_valid = 1'bx; + if(stageB_flusher_valid)begin + tagsWriteCmd_payload_data_valid = 1'b0; + end + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_data_valid = 1'b1; + end + end + + always @ (*) begin + tagsWriteCmd_payload_data_error = 1'bx; + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_data_error = (loader_error || io_mem_rsp_payload_error); + end + end + + always @ (*) begin + tagsWriteCmd_payload_data_address = (20'bxxxxxxxxxxxxxxxxxxxx); + if(loader_counter_willOverflow)begin + tagsWriteCmd_payload_data_address = stageB_mmuRsp_physicalAddress[31 : 12]; + end + end + + always @ (*) begin + dataWriteCmd_valid = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + if((stageB_request_wr && stageB_waysHit))begin + dataWriteCmd_valid = 1'b1; + end + end + end + end + if(_zz_13_)begin + dataWriteCmd_valid = 1'b0; + end + if(_zz_15_)begin + dataWriteCmd_valid = 1'b1; + end + end + + always @ (*) begin + dataWriteCmd_payload_way = (1'bx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_way = stageB_waysHits; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_way = loader_waysAllocator; + end + end + + always @ (*) begin + dataWriteCmd_payload_address = (10'bxxxxxxxxxx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_address = stageB_mmuRsp_physicalAddress[11 : 2]; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_address = {stageB_mmuRsp_physicalAddress[11 : 5],loader_counter_value}; + end + end + + always @ (*) begin + dataWriteCmd_payload_data = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_data = stageB_requestDataBypass; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_data = io_mem_rsp_payload_data; + end + end + + always @ (*) begin + dataWriteCmd_payload_mask = (4'bxxxx); + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + dataWriteCmd_payload_mask = stageB_mask; + end + end + end + if(_zz_15_)begin + dataWriteCmd_payload_mask = (4'b1111); + end + end + + always @ (*) begin + case(io_cpu_execute_args_size) + 2'b00 : begin + _zz_6_ = (4'b0001); + end + 2'b01 : begin + _zz_6_ = (4'b0011); + end + default : begin + _zz_6_ = (4'b1111); + end + endcase + end + + assign stage0_mask = (_zz_6_ <<< io_cpu_execute_address[1 : 0]); + assign stage0_colisions[0] = (((dataWriteCmd_valid && dataWriteCmd_payload_way[0]) && (dataWriteCmd_payload_address == io_cpu_execute_address[11 : 2])) && ((stage0_mask & dataWriteCmd_payload_mask) != (4'b0000))); + assign io_cpu_memory_mmuBus_cmd_isValid = io_cpu_memory_isValid; + assign io_cpu_memory_mmuBus_cmd_virtualAddress = io_cpu_memory_address; + assign io_cpu_memory_mmuBus_cmd_bypassTranslation = 1'b0; + assign io_cpu_memory_mmuBus_end = ((! io_cpu_memory_isStuck) || io_cpu_memory_isRemoved); + assign io_cpu_memory_isWrite = stageA_request_wr; + assign stageA_wayHits_0 = ((io_cpu_memory_mmuBus_rsp_physicalAddress[31 : 12] == ways_0_tagsReadRsp_address) && ways_0_tagsReadRsp_valid); + assign _zz_7_[0] = (((dataWriteCmd_valid && dataWriteCmd_payload_way[0]) && (dataWriteCmd_payload_address == io_cpu_memory_address[11 : 2])) && ((stageA_mask & dataWriteCmd_payload_mask) != (4'b0000))); + assign stageA_colisions = (stage0_colisions_regNextWhen | _zz_7_); + always @ (*) begin + stageB_mmuRspFreeze = 1'b0; + if((stageB_loaderValid || loader_valid))begin + stageB_mmuRspFreeze = 1'b1; + end + end + + assign _zz_8_[0] = stageA_wayHits_0; + assign stageB_waysHit = (stageB_waysHits != (1'b0)); + assign stageB_dataMux = stageB_dataReadRsp_0; + always @ (*) begin + stageB_loaderValid = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(! _zz_14_) begin + if(io_mem_cmd_ready)begin + stageB_loaderValid = 1'b1; + end + end + end + end + if(_zz_13_)begin + stageB_loaderValid = 1'b0; + end + end + + always @ (*) begin + io_cpu_writeBack_haltIt = io_cpu_writeBack_isValid; + if(stageB_flusher_valid)begin + io_cpu_writeBack_haltIt = 1'b1; + end + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + if((stageB_request_wr ? io_mem_cmd_ready : io_mem_rsp_valid))begin + io_cpu_writeBack_haltIt = 1'b0; + end + end else begin + if(_zz_14_)begin + if(((! stageB_request_wr) || io_mem_cmd_ready))begin + io_cpu_writeBack_haltIt = 1'b0; + end + end + end + end + if(_zz_13_)begin + io_cpu_writeBack_haltIt = 1'b0; + end + end + + always @ (*) begin + io_cpu_flush_ready = 1'b0; + if(_zz_16_)begin + io_cpu_flush_ready = 1'b1; + end + end + + assign stageB_requestDataBypass = stageB_request_data; + assign stageB_isAmo = 1'b0; + always @ (*) begin + io_cpu_redo = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(_zz_14_)begin + if((((! stageB_request_wr) || stageB_isAmo) && ((stageB_colisions & stageB_waysHits) != (1'b0))))begin + io_cpu_redo = 1'b1; + end + end + end + end + if((io_cpu_writeBack_isValid && stageB_mmuRsp_refilling))begin + io_cpu_redo = 1'b1; + end + if(loader_valid)begin + io_cpu_redo = 1'b1; + end + end + + always @ (*) begin + io_cpu_writeBack_accessError = 1'b0; + if(stageB_mmuRsp_isIoAccess)begin + io_cpu_writeBack_accessError = (io_mem_rsp_valid && io_mem_rsp_payload_error); + end else begin + io_cpu_writeBack_accessError = ((stageB_waysHits & _zz_9_) != (1'b0)); + end + end + + assign io_cpu_writeBack_mmuException = (io_cpu_writeBack_isValid && ((stageB_mmuRsp_exception || ((! stageB_mmuRsp_allowWrite) && stageB_request_wr)) || ((! stageB_mmuRsp_allowRead) && ((! stageB_request_wr) || stageB_isAmo)))); + assign io_cpu_writeBack_unalignedAccess = (io_cpu_writeBack_isValid && (((stageB_request_size == (2'b10)) && (stageB_mmuRsp_physicalAddress[1 : 0] != (2'b00))) || ((stageB_request_size == (2'b01)) && (stageB_mmuRsp_physicalAddress[0 : 0] != (1'b0))))); + assign io_cpu_writeBack_isWrite = stageB_request_wr; + always @ (*) begin + io_mem_cmd_valid = 1'b0; + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_valid = (! stageB_memCmdSent); + end else begin + if(_zz_14_)begin + if(stageB_request_wr)begin + io_mem_cmd_valid = 1'b1; + end + end else begin + if((! stageB_memCmdSent))begin + io_mem_cmd_valid = 1'b1; + end + end + end + end + if(_zz_13_)begin + io_mem_cmd_valid = 1'b0; + end + end + + always @ (*) begin + io_mem_cmd_payload_address = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_payload_address = {stageB_mmuRsp_physicalAddress[31 : 2],(2'b00)}; + end else begin + if(_zz_14_)begin + io_mem_cmd_payload_address = {stageB_mmuRsp_physicalAddress[31 : 2],(2'b00)}; + end else begin + io_mem_cmd_payload_address = {stageB_mmuRsp_physicalAddress[31 : 5],(5'b00000)}; + end + end + end + end + + always @ (*) begin + io_mem_cmd_payload_length = (3'bxxx); + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_payload_length = (3'b000); + end else begin + if(_zz_14_)begin + io_mem_cmd_payload_length = (3'b000); + end else begin + io_mem_cmd_payload_length = (3'b111); + end + end + end + end + + always @ (*) begin + io_mem_cmd_payload_last = 1'bx; + if(io_cpu_writeBack_isValid)begin + if(stageB_mmuRsp_isIoAccess)begin + io_mem_cmd_payload_last = 1'b1; + end else begin + if(_zz_14_)begin + io_mem_cmd_payload_last = 1'b1; + end else begin + io_mem_cmd_payload_last = 1'b1; + end + end + end + end + + always @ (*) begin + io_mem_cmd_payload_wr = stageB_request_wr; + if(io_cpu_writeBack_isValid)begin + if(! stageB_mmuRsp_isIoAccess) begin + if(! _zz_14_) begin + io_mem_cmd_payload_wr = 1'b0; + end + end + end + end + + assign io_mem_cmd_payload_mask = stageB_mask; + assign io_mem_cmd_payload_data = stageB_requestDataBypass; + always @ (*) begin + if(stageB_mmuRsp_isIoAccess)begin + io_cpu_writeBack_data = io_mem_rsp_payload_data; + end else begin + io_cpu_writeBack_data = stageB_dataMux; + end + end + + assign _zz_9_[0] = stageB_tagsReadRsp_0_error; + always @ (*) begin + loader_counter_willIncrement = 1'b0; + if(_zz_15_)begin + loader_counter_willIncrement = 1'b1; + end + end + + assign loader_counter_willClear = 1'b0; + assign loader_counter_willOverflowIfInc = (loader_counter_value == (3'b111)); + assign loader_counter_willOverflow = (loader_counter_willOverflowIfInc && loader_counter_willIncrement); + always @ (*) begin + loader_counter_valueNext = (loader_counter_value + _zz_21_); + if(loader_counter_willClear)begin + loader_counter_valueNext = (3'b000); + end + end + + always @ (posedge clk) begin + tagsWriteLastCmd_valid <= tagsWriteCmd_valid; + tagsWriteLastCmd_payload_way <= tagsWriteCmd_payload_way; + tagsWriteLastCmd_payload_address <= tagsWriteCmd_payload_address; + tagsWriteLastCmd_payload_data_valid <= tagsWriteCmd_payload_data_valid; + tagsWriteLastCmd_payload_data_error <= tagsWriteCmd_payload_data_error; + tagsWriteLastCmd_payload_data_address <= tagsWriteCmd_payload_data_address; + if((! io_cpu_memory_isStuck))begin + stageA_request_wr <= io_cpu_execute_args_wr; + stageA_request_data <= io_cpu_execute_args_data; + stageA_request_size <= io_cpu_execute_args_size; + end + if((! io_cpu_memory_isStuck))begin + stageA_mask <= stage0_mask; + end + if((! io_cpu_memory_isStuck))begin + stage0_colisions_regNextWhen <= stage0_colisions; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_request_wr <= stageA_request_wr; + stageB_request_data <= stageA_request_data; + stageB_request_size <= stageA_request_size; + end + if(_zz_17_)begin + stageB_mmuRsp_isIoAccess <= io_cpu_memory_mmuBus_rsp_isIoAccess; + stageB_mmuRsp_allowRead <= io_cpu_memory_mmuBus_rsp_allowRead; + stageB_mmuRsp_allowWrite <= io_cpu_memory_mmuBus_rsp_allowWrite; + stageB_mmuRsp_allowExecute <= io_cpu_memory_mmuBus_rsp_allowExecute; + stageB_mmuRsp_exception <= io_cpu_memory_mmuBus_rsp_exception; + stageB_mmuRsp_refilling <= io_cpu_memory_mmuBus_rsp_refilling; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_tagsReadRsp_0_valid <= ways_0_tagsReadRsp_valid; + stageB_tagsReadRsp_0_error <= ways_0_tagsReadRsp_error; + stageB_tagsReadRsp_0_address <= ways_0_tagsReadRsp_address; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_dataReadRsp_0 <= ways_0_dataReadRsp; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_waysHits <= _zz_8_; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_mask <= stageA_mask; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_colisions <= stageA_colisions; + end + if(!(! ((io_cpu_writeBack_isValid && (! io_cpu_writeBack_haltIt)) && io_cpu_writeBack_isStuck))) begin + $display("ERROR writeBack stuck by another plugin is not allowed"); + end + end + + always @ (posedge clk) begin + if(reset) begin + stageB_flusher_valid <= 1'b1; + stageB_mmuRsp_physicalAddress <= (32'b00000000000000000000000000000000); + stageB_memCmdSent <= 1'b0; + loader_valid <= 1'b0; + loader_counter_value <= (3'b000); + loader_waysAllocator <= (1'b1); + loader_error <= 1'b0; + end else begin + if(_zz_17_)begin + stageB_mmuRsp_physicalAddress <= io_cpu_memory_mmuBus_rsp_physicalAddress; + end + if(stageB_flusher_valid)begin + if((stageB_mmuRsp_physicalAddress[11 : 5] != (7'b1111111)))begin + stageB_mmuRsp_physicalAddress[11 : 5] <= (stageB_mmuRsp_physicalAddress[11 : 5] + (7'b0000001)); + end else begin + stageB_flusher_valid <= 1'b0; + end + end + if(_zz_16_)begin + stageB_mmuRsp_physicalAddress[11 : 5] <= (7'b0000000); + stageB_flusher_valid <= 1'b1; + end + if(io_mem_cmd_ready)begin + stageB_memCmdSent <= 1'b1; + end + if((! io_cpu_writeBack_isStuck))begin + stageB_memCmdSent <= 1'b0; + end + if(stageB_loaderValid)begin + loader_valid <= 1'b1; + end + loader_counter_value <= loader_counter_valueNext; + if(_zz_15_)begin + loader_error <= (loader_error || io_mem_rsp_payload_error); + end + if(loader_counter_willOverflow)begin + loader_valid <= 1'b0; + loader_waysAllocator <= _zz_22_[0:0]; + loader_error <= 1'b0; + end + end + end + +endmodule + +module VexRiscv ( + input [31:0] externalResetVector, + input timerInterrupt, + input softwareInterrupt, + input [31:0] externalInterruptArray, + output reg iBusWishbone_CYC, + output reg iBusWishbone_STB, + input iBusWishbone_ACK, + output iBusWishbone_WE, + output [29:0] iBusWishbone_ADR, + input [31:0] iBusWishbone_DAT_MISO, + output [31:0] iBusWishbone_DAT_MOSI, + output [3:0] iBusWishbone_SEL, + input iBusWishbone_ERR, + output [1:0] iBusWishbone_BTE, + output [2:0] iBusWishbone_CTI, + output dBusWishbone_CYC, + output dBusWishbone_STB, + input dBusWishbone_ACK, + output dBusWishbone_WE, + output [29:0] dBusWishbone_ADR, + input [31:0] dBusWishbone_DAT_MISO, + output [31:0] dBusWishbone_DAT_MOSI, + output [3:0] dBusWishbone_SEL, + input dBusWishbone_ERR, + output [1:0] dBusWishbone_BTE, + output [2:0] dBusWishbone_CTI, + input clk, + input reset); + wire _zz_221_; + wire _zz_222_; + wire _zz_223_; + wire _zz_224_; + wire _zz_225_; + wire [31:0] _zz_226_; + wire _zz_227_; + wire _zz_228_; + wire _zz_229_; + reg _zz_230_; + wire _zz_231_; + wire [31:0] _zz_232_; + wire _zz_233_; + wire [31:0] _zz_234_; + reg _zz_235_; + wire _zz_236_; + wire _zz_237_; + wire [31:0] _zz_238_; + wire _zz_239_; + wire _zz_240_; + reg [31:0] _zz_241_; + reg [31:0] _zz_242_; + reg [31:0] _zz_243_; + wire IBusCachedPlugin_cache_io_cpu_prefetch_haltIt; + wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_data; + wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress; + wire IBusCachedPlugin_cache_io_cpu_fetch_haltIt; + wire IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid; + wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress; + wire IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation; + wire IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_end; + wire IBusCachedPlugin_cache_io_cpu_decode_error; + wire IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling; + wire IBusCachedPlugin_cache_io_cpu_decode_mmuException; + wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data; + wire IBusCachedPlugin_cache_io_cpu_decode_cacheMiss; + wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_physicalAddress; + wire IBusCachedPlugin_cache_io_mem_cmd_valid; + wire [31:0] IBusCachedPlugin_cache_io_mem_cmd_payload_address; + wire [2:0] IBusCachedPlugin_cache_io_mem_cmd_payload_size; + wire dataCache_1__io_cpu_memory_isWrite; + wire dataCache_1__io_cpu_memory_mmuBus_cmd_isValid; + wire [31:0] dataCache_1__io_cpu_memory_mmuBus_cmd_virtualAddress; + wire dataCache_1__io_cpu_memory_mmuBus_cmd_bypassTranslation; + wire dataCache_1__io_cpu_memory_mmuBus_end; + wire dataCache_1__io_cpu_writeBack_haltIt; + wire [31:0] dataCache_1__io_cpu_writeBack_data; + wire dataCache_1__io_cpu_writeBack_mmuException; + wire dataCache_1__io_cpu_writeBack_unalignedAccess; + wire dataCache_1__io_cpu_writeBack_accessError; + wire dataCache_1__io_cpu_writeBack_isWrite; + wire dataCache_1__io_cpu_flush_ready; + wire dataCache_1__io_cpu_redo; + wire dataCache_1__io_mem_cmd_valid; + wire dataCache_1__io_mem_cmd_payload_wr; + wire [31:0] dataCache_1__io_mem_cmd_payload_address; + wire [31:0] dataCache_1__io_mem_cmd_payload_data; + wire [3:0] dataCache_1__io_mem_cmd_payload_mask; + wire [2:0] dataCache_1__io_mem_cmd_payload_length; + wire dataCache_1__io_mem_cmd_payload_last; + wire _zz_244_; + wire _zz_245_; + wire _zz_246_; + wire _zz_247_; + wire _zz_248_; + wire _zz_249_; + wire _zz_250_; + wire _zz_251_; + wire _zz_252_; + wire _zz_253_; + wire _zz_254_; + wire _zz_255_; + wire _zz_256_; + wire _zz_257_; + wire [1:0] _zz_258_; + wire _zz_259_; + wire _zz_260_; + wire _zz_261_; + wire _zz_262_; + wire _zz_263_; + wire _zz_264_; + wire _zz_265_; + wire _zz_266_; + wire [1:0] _zz_267_; + wire _zz_268_; + wire _zz_269_; + wire _zz_270_; + wire _zz_271_; + wire _zz_272_; + wire _zz_273_; + wire _zz_274_; + wire [1:0] _zz_275_; + wire _zz_276_; + wire [1:0] _zz_277_; + wire [4:0] _zz_278_; + wire [2:0] _zz_279_; + wire [31:0] _zz_280_; + wire [11:0] _zz_281_; + wire [31:0] _zz_282_; + wire [19:0] _zz_283_; + wire [11:0] _zz_284_; + wire [31:0] _zz_285_; + wire [31:0] _zz_286_; + wire [19:0] _zz_287_; + wire [11:0] _zz_288_; + wire [2:0] _zz_289_; + wire [2:0] _zz_290_; + wire [0:0] _zz_291_; + wire [0:0] _zz_292_; + wire [0:0] _zz_293_; + wire [0:0] _zz_294_; + wire [0:0] _zz_295_; + wire [0:0] _zz_296_; + wire [0:0] _zz_297_; + wire [0:0] _zz_298_; + wire [0:0] _zz_299_; + wire [0:0] _zz_300_; + wire [0:0] _zz_301_; + wire [0:0] _zz_302_; + wire [0:0] _zz_303_; + wire [0:0] _zz_304_; + wire [0:0] _zz_305_; + wire [0:0] _zz_306_; + wire [0:0] _zz_307_; + wire [0:0] _zz_308_; + wire [2:0] _zz_309_; + wire [4:0] _zz_310_; + wire [11:0] _zz_311_; + wire [11:0] _zz_312_; + wire [31:0] _zz_313_; + wire [31:0] _zz_314_; + wire [31:0] _zz_315_; + wire [31:0] _zz_316_; + wire [31:0] _zz_317_; + wire [31:0] _zz_318_; + wire [31:0] _zz_319_; + wire [32:0] _zz_320_; + wire [31:0] _zz_321_; + wire [32:0] _zz_322_; + wire [11:0] _zz_323_; + wire [19:0] _zz_324_; + wire [11:0] _zz_325_; + wire [31:0] _zz_326_; + wire [31:0] _zz_327_; + wire [31:0] _zz_328_; + wire [11:0] _zz_329_; + wire [19:0] _zz_330_; + wire [11:0] _zz_331_; + wire [2:0] _zz_332_; + wire [1:0] _zz_333_; + wire [1:0] _zz_334_; + wire [51:0] _zz_335_; + wire [51:0] _zz_336_; + wire [51:0] _zz_337_; + wire [32:0] _zz_338_; + wire [51:0] _zz_339_; + wire [49:0] _zz_340_; + wire [51:0] _zz_341_; + wire [49:0] _zz_342_; + wire [51:0] _zz_343_; + wire [65:0] _zz_344_; + wire [65:0] _zz_345_; + wire [31:0] _zz_346_; + wire [31:0] _zz_347_; + wire [0:0] _zz_348_; + wire [5:0] _zz_349_; + wire [32:0] _zz_350_; + wire [32:0] _zz_351_; + wire [31:0] _zz_352_; + wire [31:0] _zz_353_; + wire [32:0] _zz_354_; + wire [32:0] _zz_355_; + wire [32:0] _zz_356_; + wire [0:0] _zz_357_; + wire [32:0] _zz_358_; + wire [0:0] _zz_359_; + wire [32:0] _zz_360_; + wire [0:0] _zz_361_; + wire [31:0] _zz_362_; + wire [0:0] _zz_363_; + wire [0:0] _zz_364_; + wire [0:0] _zz_365_; + wire [0:0] _zz_366_; + wire [0:0] _zz_367_; + wire [0:0] _zz_368_; + wire [26:0] _zz_369_; + wire _zz_370_; + wire _zz_371_; + wire [2:0] _zz_372_; + wire _zz_373_; + wire _zz_374_; + wire _zz_375_; + wire [31:0] _zz_376_; + wire [31:0] _zz_377_; + wire _zz_378_; + wire [0:0] _zz_379_; + wire [0:0] _zz_380_; + wire [31:0] _zz_381_; + wire [31:0] _zz_382_; + wire [0:0] _zz_383_; + wire [1:0] _zz_384_; + wire [0:0] _zz_385_; + wire [0:0] _zz_386_; + wire _zz_387_; + wire [0:0] _zz_388_; + wire [24:0] _zz_389_; + wire [31:0] _zz_390_; + wire [31:0] _zz_391_; + wire [31:0] _zz_392_; + wire [31:0] _zz_393_; + wire [31:0] _zz_394_; + wire [31:0] _zz_395_; + wire [31:0] _zz_396_; + wire _zz_397_; + wire _zz_398_; + wire [31:0] _zz_399_; + wire [31:0] _zz_400_; + wire [0:0] _zz_401_; + wire [0:0] _zz_402_; + wire [0:0] _zz_403_; + wire [0:0] _zz_404_; + wire _zz_405_; + wire [0:0] _zz_406_; + wire [22:0] _zz_407_; + wire [31:0] _zz_408_; + wire [31:0] _zz_409_; + wire [0:0] _zz_410_; + wire [3:0] _zz_411_; + wire [0:0] _zz_412_; + wire [0:0] _zz_413_; + wire [1:0] _zz_414_; + wire [1:0] _zz_415_; + wire _zz_416_; + wire [0:0] _zz_417_; + wire [19:0] _zz_418_; + wire [31:0] _zz_419_; + wire [31:0] _zz_420_; + wire [31:0] _zz_421_; + wire _zz_422_; + wire [0:0] _zz_423_; + wire [0:0] _zz_424_; + wire [31:0] _zz_425_; + wire [31:0] _zz_426_; + wire [31:0] _zz_427_; + wire [31:0] _zz_428_; + wire [31:0] _zz_429_; + wire [31:0] _zz_430_; + wire _zz_431_; + wire _zz_432_; + wire [0:0] _zz_433_; + wire [0:0] _zz_434_; + wire [2:0] _zz_435_; + wire [2:0] _zz_436_; + wire _zz_437_; + wire [0:0] _zz_438_; + wire [16:0] _zz_439_; + wire [31:0] _zz_440_; + wire [31:0] _zz_441_; + wire [31:0] _zz_442_; + wire [31:0] _zz_443_; + wire [31:0] _zz_444_; + wire [31:0] _zz_445_; + wire [31:0] _zz_446_; + wire [31:0] _zz_447_; + wire [31:0] _zz_448_; + wire [31:0] _zz_449_; + wire [31:0] _zz_450_; + wire _zz_451_; + wire [0:0] _zz_452_; + wire [0:0] _zz_453_; + wire [0:0] _zz_454_; + wire [0:0] _zz_455_; + wire [1:0] _zz_456_; + wire [1:0] _zz_457_; + wire _zz_458_; + wire [0:0] _zz_459_; + wire [14:0] _zz_460_; + wire [31:0] _zz_461_; + wire [31:0] _zz_462_; + wire [31:0] _zz_463_; + wire [31:0] _zz_464_; + wire [31:0] _zz_465_; + wire [31:0] _zz_466_; + wire [31:0] _zz_467_; + wire _zz_468_; + wire [0:0] _zz_469_; + wire [0:0] _zz_470_; + wire _zz_471_; + wire [0:0] _zz_472_; + wire [12:0] _zz_473_; + wire _zz_474_; + wire [0:0] _zz_475_; + wire [1:0] _zz_476_; + wire [31:0] _zz_477_; + wire [31:0] _zz_478_; + wire _zz_479_; + wire [0:0] _zz_480_; + wire [0:0] _zz_481_; + wire _zz_482_; + wire [0:0] _zz_483_; + wire [8:0] _zz_484_; + wire [31:0] _zz_485_; + wire [31:0] _zz_486_; + wire [31:0] _zz_487_; + wire [31:0] _zz_488_; + wire [31:0] _zz_489_; + wire [31:0] _zz_490_; + wire [31:0] _zz_491_; + wire [31:0] _zz_492_; + wire _zz_493_; + wire [0:0] _zz_494_; + wire [0:0] _zz_495_; + wire _zz_496_; + wire [0:0] _zz_497_; + wire [5:0] _zz_498_; + wire [31:0] _zz_499_; + wire [31:0] _zz_500_; + wire _zz_501_; + wire [0:0] _zz_502_; + wire [3:0] _zz_503_; + wire [0:0] _zz_504_; + wire [0:0] _zz_505_; + wire _zz_506_; + wire [0:0] _zz_507_; + wire [1:0] _zz_508_; + wire [31:0] _zz_509_; + wire _zz_510_; + wire [0:0] _zz_511_; + wire [0:0] _zz_512_; + wire [31:0] _zz_513_; + wire _zz_514_; + wire [0:0] _zz_515_; + wire [0:0] _zz_516_; + wire _zz_517_; + wire [0:0] _zz_518_; + wire [0:0] _zz_519_; + wire [0:0] _zz_520_; + wire [0:0] _zz_521_; + wire [31:0] _zz_522_; + wire [31:0] _zz_523_; + wire [31:0] _zz_524_; + wire [31:0] _zz_525_; + wire [31:0] _zz_526_; + wire [31:0] _zz_527_; + wire [31:0] _zz_528_; + wire [31:0] _zz_529_; + wire [31:0] _zz_530_; + wire _zz_531_; + wire [0:0] _zz_532_; + wire [11:0] _zz_533_; + wire [31:0] _zz_534_; + wire [31:0] _zz_535_; + wire [31:0] _zz_536_; + wire _zz_537_; + wire [0:0] _zz_538_; + wire [5:0] _zz_539_; + wire [31:0] _zz_540_; + wire [31:0] _zz_541_; + wire [31:0] _zz_542_; + wire _zz_543_; + wire _zz_544_; + wire _zz_545_; + wire _zz_546_; + wire _zz_547_; + wire `Src1CtrlEnum_defaultEncoding_type decode_SRC1_CTRL; + wire `Src1CtrlEnum_defaultEncoding_type _zz_1_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_2_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_3_; + wire decode_MEMORY_MANAGMENT; + wire decode_CSR_READ_OPCODE; + wire `AluBitwiseCtrlEnum_defaultEncoding_type decode_ALU_BITWISE_CTRL; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_4_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_5_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_6_; + wire decode_CSR_WRITE_OPCODE; + wire decode_SRC2_FORCE_ZERO; + wire execute_BRANCH_DO; + wire [31:0] execute_SHIFT_RIGHT; + wire `EnvCtrlEnum_defaultEncoding_type _zz_7_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_8_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_9_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_10_; + wire `EnvCtrlEnum_defaultEncoding_type decode_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_11_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_12_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_13_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_14_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_15_; + wire decode_IS_DIV; + wire `Src2CtrlEnum_defaultEncoding_type decode_SRC2_CTRL; + wire `Src2CtrlEnum_defaultEncoding_type _zz_16_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_17_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_18_; + wire decode_IS_RS1_SIGNED; + wire decode_SRC_LESS_UNSIGNED; + wire memory_MEMORY_WR; + wire decode_MEMORY_WR; + wire decode_PREDICTION_HAD_BRANCHED2; + wire decode_IS_RS2_SIGNED; + wire [33:0] memory_MUL_HH; + wire [33:0] execute_MUL_HH; + wire [33:0] execute_MUL_HL; + wire decode_BYPASSABLE_EXECUTE_STAGE; + wire [1:0] memory_MEMORY_ADDRESS_LOW; + wire [1:0] execute_MEMORY_ADDRESS_LOW; + wire [31:0] execute_REGFILE_WRITE_DATA; + wire [51:0] memory_MUL_LOW; + wire `AluCtrlEnum_defaultEncoding_type decode_ALU_CTRL; + wire `AluCtrlEnum_defaultEncoding_type _zz_19_; + wire `AluCtrlEnum_defaultEncoding_type _zz_20_; + wire `AluCtrlEnum_defaultEncoding_type _zz_21_; + wire [31:0] execute_BRANCH_CALC; + wire [31:0] execute_MUL_LL; + wire decode_IS_CSR; + wire [31:0] memory_PC; + wire execute_BYPASSABLE_MEMORY_STAGE; + wire decode_BYPASSABLE_MEMORY_STAGE; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_22_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_23_; + wire `ShiftCtrlEnum_defaultEncoding_type decode_SHIFT_CTRL; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_24_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_25_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_26_; + wire [33:0] execute_MUL_LH; + wire [31:0] writeBack_FORMAL_PC_NEXT; + wire [31:0] memory_FORMAL_PC_NEXT; + wire [31:0] execute_FORMAL_PC_NEXT; + wire [31:0] decode_FORMAL_PC_NEXT; + wire memory_IS_MUL; + wire execute_IS_MUL; + wire decode_IS_MUL; + wire execute_IS_RS1_SIGNED; + wire execute_IS_DIV; + wire execute_IS_RS2_SIGNED; + wire memory_IS_DIV; + wire writeBack_IS_MUL; + wire [33:0] writeBack_MUL_HH; + wire [51:0] writeBack_MUL_LOW; + wire [33:0] memory_MUL_HL; + wire [33:0] memory_MUL_LH; + wire [31:0] memory_MUL_LL; + wire [51:0] _zz_27_; + wire [33:0] _zz_28_; + wire [33:0] _zz_29_; + wire [33:0] _zz_30_; + wire [31:0] _zz_31_; + wire execute_CSR_READ_OPCODE; + wire execute_CSR_WRITE_OPCODE; + wire execute_IS_CSR; + wire `EnvCtrlEnum_defaultEncoding_type memory_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_32_; + wire `EnvCtrlEnum_defaultEncoding_type execute_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_33_; + wire _zz_34_; + wire _zz_35_; + wire `EnvCtrlEnum_defaultEncoding_type writeBack_ENV_CTRL; + wire `EnvCtrlEnum_defaultEncoding_type _zz_36_; + wire [31:0] memory_BRANCH_CALC; + wire memory_BRANCH_DO; + wire [31:0] _zz_37_; + wire [31:0] execute_PC; + wire execute_PREDICTION_HAD_BRANCHED2; + wire _zz_38_; + wire [31:0] execute_RS1; + wire execute_BRANCH_COND_RESULT; + wire `BranchCtrlEnum_defaultEncoding_type execute_BRANCH_CTRL; + wire `BranchCtrlEnum_defaultEncoding_type _zz_39_; + wire _zz_40_; + wire _zz_41_; + wire decode_RS2_USE; + wire decode_RS1_USE; + reg [31:0] _zz_42_; + wire execute_REGFILE_WRITE_VALID; + wire execute_BYPASSABLE_EXECUTE_STAGE; + wire memory_REGFILE_WRITE_VALID; + wire [31:0] memory_INSTRUCTION; + wire memory_BYPASSABLE_MEMORY_STAGE; + wire writeBack_REGFILE_WRITE_VALID; + reg [31:0] decode_RS2; + reg [31:0] decode_RS1; + wire [31:0] memory_SHIFT_RIGHT; + reg [31:0] _zz_43_; + wire `ShiftCtrlEnum_defaultEncoding_type memory_SHIFT_CTRL; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_44_; + wire [31:0] _zz_45_; + wire `ShiftCtrlEnum_defaultEncoding_type execute_SHIFT_CTRL; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_46_; + wire _zz_47_; + wire [31:0] _zz_48_; + wire [31:0] _zz_49_; + wire execute_SRC_LESS_UNSIGNED; + wire execute_SRC2_FORCE_ZERO; + wire execute_SRC_USE_SUB_LESS; + wire [31:0] _zz_50_; + wire `Src2CtrlEnum_defaultEncoding_type execute_SRC2_CTRL; + wire `Src2CtrlEnum_defaultEncoding_type _zz_51_; + wire [31:0] _zz_52_; + wire `Src1CtrlEnum_defaultEncoding_type execute_SRC1_CTRL; + wire `Src1CtrlEnum_defaultEncoding_type _zz_53_; + wire [31:0] _zz_54_; + wire decode_SRC_USE_SUB_LESS; + wire decode_SRC_ADD_ZERO; + wire _zz_55_; + wire [31:0] execute_SRC_ADD_SUB; + wire execute_SRC_LESS; + wire `AluCtrlEnum_defaultEncoding_type execute_ALU_CTRL; + wire `AluCtrlEnum_defaultEncoding_type _zz_56_; + wire [31:0] _zz_57_; + wire [31:0] execute_SRC2; + wire [31:0] execute_SRC1; + wire `AluBitwiseCtrlEnum_defaultEncoding_type execute_ALU_BITWISE_CTRL; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_58_; + wire [31:0] _zz_59_; + wire _zz_60_; + reg _zz_61_; + wire [31:0] _zz_62_; + wire [31:0] _zz_63_; + wire [31:0] decode_INSTRUCTION_ANTICIPATED; + reg decode_REGFILE_WRITE_VALID; + wire decode_LEGAL_INSTRUCTION; + wire decode_INSTRUCTION_READY; + wire _zz_64_; + wire _zz_65_; + wire _zz_66_; + wire _zz_67_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_68_; + wire _zz_69_; + wire _zz_70_; + wire _zz_71_; + wire _zz_72_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_73_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_74_; + wire _zz_75_; + wire _zz_76_; + wire _zz_77_; + wire _zz_78_; + wire _zz_79_; + wire _zz_80_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_81_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_82_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_83_; + wire _zz_84_; + wire _zz_85_; + wire _zz_86_; + wire `AluCtrlEnum_defaultEncoding_type _zz_87_; + wire _zz_88_; + reg [31:0] _zz_89_; + wire [1:0] writeBack_MEMORY_ADDRESS_LOW; + wire writeBack_MEMORY_WR; + wire [31:0] writeBack_REGFILE_WRITE_DATA; + wire writeBack_MEMORY_ENABLE; + wire [31:0] memory_REGFILE_WRITE_DATA; + wire memory_MEMORY_ENABLE; + wire [1:0] _zz_90_; + wire execute_MEMORY_MANAGMENT; + wire [31:0] execute_RS2; + wire execute_MEMORY_WR; + wire [31:0] execute_SRC_ADD; + wire execute_MEMORY_ENABLE; + wire [31:0] execute_INSTRUCTION; + wire decode_MEMORY_ENABLE; + wire decode_FLUSH_ALL; + reg IBusCachedPlugin_rsp_issueDetected; + reg _zz_91_; + reg _zz_92_; + reg _zz_93_; + wire [31:0] _zz_94_; + wire `BranchCtrlEnum_defaultEncoding_type decode_BRANCH_CTRL; + wire `BranchCtrlEnum_defaultEncoding_type _zz_95_; + wire [31:0] decode_INSTRUCTION; + reg [31:0] _zz_96_; + reg [31:0] _zz_97_; + wire [31:0] decode_PC; + wire [31:0] _zz_98_; + wire [31:0] _zz_99_; + wire [31:0] _zz_100_; + wire [31:0] writeBack_PC; + wire [31:0] writeBack_INSTRUCTION; + reg decode_arbitration_haltItself; + reg decode_arbitration_haltByOther; + reg decode_arbitration_removeIt; + wire decode_arbitration_flushAll; + wire decode_arbitration_isValid; + wire decode_arbitration_isStuck; + wire decode_arbitration_isStuckByOthers; + wire decode_arbitration_isFlushed; + wire decode_arbitration_isMoving; + wire decode_arbitration_isFiring; + reg execute_arbitration_haltItself; + wire execute_arbitration_haltByOther; + reg execute_arbitration_removeIt; + reg execute_arbitration_flushAll; + reg execute_arbitration_isValid; + wire execute_arbitration_isStuck; + wire execute_arbitration_isStuckByOthers; + wire execute_arbitration_isFlushed; + wire execute_arbitration_isMoving; + wire execute_arbitration_isFiring; + reg memory_arbitration_haltItself; + wire memory_arbitration_haltByOther; + reg memory_arbitration_removeIt; + reg memory_arbitration_flushAll; + reg memory_arbitration_isValid; + wire memory_arbitration_isStuck; + wire memory_arbitration_isStuckByOthers; + wire memory_arbitration_isFlushed; + wire memory_arbitration_isMoving; + wire memory_arbitration_isFiring; + reg writeBack_arbitration_haltItself; + wire writeBack_arbitration_haltByOther; + reg writeBack_arbitration_removeIt; + reg writeBack_arbitration_flushAll; + reg writeBack_arbitration_isValid; + wire writeBack_arbitration_isStuck; + wire writeBack_arbitration_isStuckByOthers; + wire writeBack_arbitration_isFlushed; + wire writeBack_arbitration_isMoving; + wire writeBack_arbitration_isFiring; + wire [31:0] lastStageInstruction /* verilator public */ ; + wire [31:0] lastStagePc /* verilator public */ ; + wire lastStageIsValid /* verilator public */ ; + wire lastStageIsFiring /* verilator public */ ; + reg IBusCachedPlugin_fetcherHalt; + wire IBusCachedPlugin_fetcherflushIt; + reg IBusCachedPlugin_incomingInstruction; + wire IBusCachedPlugin_predictionJumpInterface_valid; + (* keep , syn_keep *) wire [31:0] IBusCachedPlugin_pcs_4 /* synthesis syn_keep = 1 */ ; + reg IBusCachedPlugin_decodePrediction_cmd_hadBranch; + wire IBusCachedPlugin_decodePrediction_rsp_wasWrong; + wire IBusCachedPlugin_pcValids_0; + wire IBusCachedPlugin_pcValids_1; + wire IBusCachedPlugin_pcValids_2; + wire IBusCachedPlugin_pcValids_3; + wire IBusCachedPlugin_redoBranch_valid; + wire [31:0] IBusCachedPlugin_redoBranch_payload; + reg IBusCachedPlugin_decodeExceptionPort_valid; + reg [3:0] IBusCachedPlugin_decodeExceptionPort_payload_code; + wire [31:0] IBusCachedPlugin_decodeExceptionPort_payload_badAddr; + wire IBusCachedPlugin_mmuBus_cmd_isValid; + wire [31:0] IBusCachedPlugin_mmuBus_cmd_virtualAddress; + wire IBusCachedPlugin_mmuBus_cmd_bypassTranslation; + wire [31:0] IBusCachedPlugin_mmuBus_rsp_physicalAddress; + wire IBusCachedPlugin_mmuBus_rsp_isIoAccess; + wire IBusCachedPlugin_mmuBus_rsp_allowRead; + wire IBusCachedPlugin_mmuBus_rsp_allowWrite; + wire IBusCachedPlugin_mmuBus_rsp_allowExecute; + wire IBusCachedPlugin_mmuBus_rsp_exception; + wire IBusCachedPlugin_mmuBus_rsp_refilling; + wire IBusCachedPlugin_mmuBus_end; + wire IBusCachedPlugin_mmuBus_busy; + wire DBusCachedPlugin_mmuBus_cmd_isValid; + wire [31:0] DBusCachedPlugin_mmuBus_cmd_virtualAddress; + wire DBusCachedPlugin_mmuBus_cmd_bypassTranslation; + wire [31:0] DBusCachedPlugin_mmuBus_rsp_physicalAddress; + wire DBusCachedPlugin_mmuBus_rsp_isIoAccess; + wire DBusCachedPlugin_mmuBus_rsp_allowRead; + wire DBusCachedPlugin_mmuBus_rsp_allowWrite; + wire DBusCachedPlugin_mmuBus_rsp_allowExecute; + wire DBusCachedPlugin_mmuBus_rsp_exception; + wire DBusCachedPlugin_mmuBus_rsp_refilling; + wire DBusCachedPlugin_mmuBus_end; + wire DBusCachedPlugin_mmuBus_busy; + reg DBusCachedPlugin_redoBranch_valid; + wire [31:0] DBusCachedPlugin_redoBranch_payload; + reg DBusCachedPlugin_exceptionBus_valid; + reg [3:0] DBusCachedPlugin_exceptionBus_payload_code; + wire [31:0] DBusCachedPlugin_exceptionBus_payload_badAddr; + wire decodeExceptionPort_valid; + wire [3:0] decodeExceptionPort_payload_code; + wire [31:0] decodeExceptionPort_payload_badAddr; + wire BranchPlugin_jumpInterface_valid; + wire [31:0] BranchPlugin_jumpInterface_payload; + wire BranchPlugin_branchExceptionPort_valid; + wire [3:0] BranchPlugin_branchExceptionPort_payload_code; + wire [31:0] BranchPlugin_branchExceptionPort_payload_badAddr; + reg CsrPlugin_jumpInterface_valid; + reg [31:0] CsrPlugin_jumpInterface_payload; + wire CsrPlugin_exceptionPendings_0; + wire CsrPlugin_exceptionPendings_1; + wire CsrPlugin_exceptionPendings_2; + wire CsrPlugin_exceptionPendings_3; + wire externalInterrupt; + wire contextSwitching; + reg [1:0] CsrPlugin_privilege; + wire CsrPlugin_forceMachineWire; + wire CsrPlugin_allowInterrupts; + wire CsrPlugin_allowException; + wire IBusCachedPlugin_jump_pcLoad_valid; + wire [31:0] IBusCachedPlugin_jump_pcLoad_payload; + wire [4:0] _zz_101_; + wire [4:0] _zz_102_; + wire _zz_103_; + wire _zz_104_; + wire _zz_105_; + wire _zz_106_; + wire IBusCachedPlugin_fetchPc_preOutput_valid; + wire IBusCachedPlugin_fetchPc_preOutput_ready; + wire [31:0] IBusCachedPlugin_fetchPc_preOutput_payload; + wire _zz_107_; + wire IBusCachedPlugin_fetchPc_output_valid; + wire IBusCachedPlugin_fetchPc_output_ready; + wire [31:0] IBusCachedPlugin_fetchPc_output_payload; + reg [31:0] IBusCachedPlugin_fetchPc_pcReg /* verilator public */ ; + reg IBusCachedPlugin_fetchPc_inc; + reg IBusCachedPlugin_fetchPc_propagatePc; + reg [31:0] IBusCachedPlugin_fetchPc_pc; + reg IBusCachedPlugin_fetchPc_samplePcNext; + reg _zz_108_; + wire IBusCachedPlugin_iBusRsp_stages_0_input_valid; + wire IBusCachedPlugin_iBusRsp_stages_0_input_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_0_input_payload; + wire IBusCachedPlugin_iBusRsp_stages_0_output_valid; + wire IBusCachedPlugin_iBusRsp_stages_0_output_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_0_output_payload; + reg IBusCachedPlugin_iBusRsp_stages_0_halt; + wire IBusCachedPlugin_iBusRsp_stages_0_inputSample; + wire IBusCachedPlugin_iBusRsp_stages_1_input_valid; + wire IBusCachedPlugin_iBusRsp_stages_1_input_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_1_input_payload; + wire IBusCachedPlugin_iBusRsp_stages_1_output_valid; + wire IBusCachedPlugin_iBusRsp_stages_1_output_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_stages_1_output_payload; + reg IBusCachedPlugin_iBusRsp_stages_1_halt; + wire IBusCachedPlugin_iBusRsp_stages_1_inputSample; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_valid; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_payload; + reg IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt; + wire IBusCachedPlugin_iBusRsp_cacheRspArbitration_inputSample; + wire _zz_109_; + wire _zz_110_; + wire _zz_111_; + wire _zz_112_; + wire _zz_113_; + reg _zz_114_; + wire _zz_115_; + reg _zz_116_; + reg [31:0] _zz_117_; + reg IBusCachedPlugin_iBusRsp_readyForError; + wire IBusCachedPlugin_iBusRsp_decodeInput_valid; + wire IBusCachedPlugin_iBusRsp_decodeInput_ready; + wire [31:0] IBusCachedPlugin_iBusRsp_decodeInput_payload_pc; + wire IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_error; + wire [31:0] IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_inst; + wire IBusCachedPlugin_iBusRsp_decodeInput_payload_isRvc; + reg IBusCachedPlugin_injector_nextPcCalc_valids_0; + reg IBusCachedPlugin_injector_nextPcCalc_valids_1; + reg IBusCachedPlugin_injector_nextPcCalc_valids_2; + reg IBusCachedPlugin_injector_nextPcCalc_valids_3; + reg IBusCachedPlugin_injector_nextPcCalc_valids_4; + reg IBusCachedPlugin_injector_decodeRemoved; + wire _zz_118_; + reg [18:0] _zz_119_; + wire _zz_120_; + reg [10:0] _zz_121_; + wire _zz_122_; + reg [18:0] _zz_123_; + reg _zz_124_; + wire _zz_125_; + reg [10:0] _zz_126_; + wire _zz_127_; + reg [18:0] _zz_128_; + wire iBus_cmd_valid; + wire iBus_cmd_ready; + reg [31:0] iBus_cmd_payload_address; + wire [2:0] iBus_cmd_payload_size; + wire iBus_rsp_valid; + wire [31:0] iBus_rsp_payload_data; + wire iBus_rsp_payload_error; + wire IBusCachedPlugin_s0_tightlyCoupledHit; + reg IBusCachedPlugin_s1_tightlyCoupledHit; + reg IBusCachedPlugin_s2_tightlyCoupledHit; + wire IBusCachedPlugin_rsp_iBusRspOutputHalt; + reg IBusCachedPlugin_rsp_redoFetch; + wire dBus_cmd_valid; + wire dBus_cmd_ready; + wire dBus_cmd_payload_wr; + wire [31:0] dBus_cmd_payload_address; + wire [31:0] dBus_cmd_payload_data; + wire [3:0] dBus_cmd_payload_mask; + wire [2:0] dBus_cmd_payload_length; + wire dBus_cmd_payload_last; + wire dBus_rsp_valid; + wire [31:0] dBus_rsp_payload_data; + wire dBus_rsp_payload_error; + wire dataCache_1__io_mem_cmd_s2mPipe_valid; + wire dataCache_1__io_mem_cmd_s2mPipe_ready; + wire dataCache_1__io_mem_cmd_s2mPipe_payload_wr; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_payload_address; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_payload_data; + wire [3:0] dataCache_1__io_mem_cmd_s2mPipe_payload_mask; + wire [2:0] dataCache_1__io_mem_cmd_s2mPipe_payload_length; + wire dataCache_1__io_mem_cmd_s2mPipe_payload_last; + reg _zz_129_; + reg _zz_130_; + reg [31:0] _zz_131_; + reg [31:0] _zz_132_; + reg [3:0] _zz_133_; + reg [2:0] _zz_134_; + reg _zz_135_; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_ready; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_wr; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_address; + wire [31:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_data; + wire [3:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_mask; + wire [2:0] dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_length; + wire dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_last; + reg _zz_136_; + reg _zz_137_; + reg [31:0] _zz_138_; + reg [31:0] _zz_139_; + reg [3:0] _zz_140_; + reg [2:0] _zz_141_; + reg _zz_142_; + wire [1:0] execute_DBusCachedPlugin_size; + reg [31:0] _zz_143_; + reg [31:0] writeBack_DBusCachedPlugin_rspShifted; + wire _zz_144_; + reg [31:0] _zz_145_; + wire _zz_146_; + reg [31:0] _zz_147_; + reg [31:0] writeBack_DBusCachedPlugin_rspFormated; + wire [30:0] _zz_148_; + wire _zz_149_; + wire _zz_150_; + wire _zz_151_; + wire _zz_152_; + wire `AluCtrlEnum_defaultEncoding_type _zz_153_; + wire `Src1CtrlEnum_defaultEncoding_type _zz_154_; + wire `EnvCtrlEnum_defaultEncoding_type _zz_155_; + wire `AluBitwiseCtrlEnum_defaultEncoding_type _zz_156_; + wire `Src2CtrlEnum_defaultEncoding_type _zz_157_; + wire `ShiftCtrlEnum_defaultEncoding_type _zz_158_; + wire `BranchCtrlEnum_defaultEncoding_type _zz_159_; + wire [4:0] decode_RegFilePlugin_regFileReadAddress1; + wire [4:0] decode_RegFilePlugin_regFileReadAddress2; + wire [31:0] decode_RegFilePlugin_rs1Data; + wire [31:0] decode_RegFilePlugin_rs2Data; + reg lastStageRegFileWrite_valid /* verilator public */ ; + wire [4:0] lastStageRegFileWrite_payload_address /* verilator public */ ; + wire [31:0] lastStageRegFileWrite_payload_data /* verilator public */ ; + reg _zz_160_; + reg [31:0] execute_IntAluPlugin_bitwise; + reg [31:0] _zz_161_; + reg [31:0] _zz_162_; + wire _zz_163_; + reg [19:0] _zz_164_; + wire _zz_165_; + reg [19:0] _zz_166_; + reg [31:0] _zz_167_; + reg [31:0] execute_SrcPlugin_addSub; + wire execute_SrcPlugin_less; + wire [4:0] execute_FullBarrelShifterPlugin_amplitude; + reg [31:0] _zz_168_; + wire [31:0] execute_FullBarrelShifterPlugin_reversed; + reg [31:0] _zz_169_; + reg _zz_170_; + reg _zz_171_; + wire _zz_172_; + reg _zz_173_; + reg [4:0] _zz_174_; + reg [31:0] _zz_175_; + wire _zz_176_; + wire _zz_177_; + wire _zz_178_; + wire _zz_179_; + wire _zz_180_; + wire _zz_181_; + wire execute_BranchPlugin_eq; + wire [2:0] _zz_182_; + reg _zz_183_; + reg _zz_184_; + wire _zz_185_; + reg [19:0] _zz_186_; + wire _zz_187_; + reg [10:0] _zz_188_; + wire _zz_189_; + reg [18:0] _zz_190_; + reg _zz_191_; + wire execute_BranchPlugin_missAlignedTarget; + reg [31:0] execute_BranchPlugin_branch_src1; + reg [31:0] execute_BranchPlugin_branch_src2; + wire _zz_192_; + reg [19:0] _zz_193_; + wire _zz_194_; + reg [10:0] _zz_195_; + wire _zz_196_; + reg [18:0] _zz_197_; + wire [31:0] execute_BranchPlugin_branchAdder; + wire [1:0] CsrPlugin_misa_base; + wire [25:0] CsrPlugin_misa_extensions; + reg [1:0] CsrPlugin_mtvec_mode; + reg [29:0] CsrPlugin_mtvec_base; + reg [31:0] CsrPlugin_mepc; + reg CsrPlugin_mstatus_MIE; + reg CsrPlugin_mstatus_MPIE; + reg [1:0] CsrPlugin_mstatus_MPP; + reg CsrPlugin_mip_MEIP; + reg CsrPlugin_mip_MTIP; + reg CsrPlugin_mip_MSIP; + reg CsrPlugin_mie_MEIE; + reg CsrPlugin_mie_MTIE; + reg CsrPlugin_mie_MSIE; + reg CsrPlugin_mcause_interrupt; + reg [3:0] CsrPlugin_mcause_exceptionCode; + reg [31:0] CsrPlugin_mtval; + reg [63:0] CsrPlugin_mcycle = 64'b0000000000000000000000000000000000000000000000000000000000000000; + reg [63:0] CsrPlugin_minstret = 64'b0000000000000000000000000000000000000000000000000000000000000000; + wire _zz_198_; + wire _zz_199_; + wire _zz_200_; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_decode; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_execute; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_memory; + reg CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory; + reg CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack; + reg [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code; + reg [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr; + wire [1:0] CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped; + wire [1:0] CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege; + wire [1:0] _zz_201_; + wire _zz_202_; + reg CsrPlugin_interrupt_valid; + reg [3:0] CsrPlugin_interrupt_code /* verilator public */ ; + reg [1:0] CsrPlugin_interrupt_targetPrivilege; + wire CsrPlugin_exception; + wire CsrPlugin_lastStageWasWfi; + reg CsrPlugin_pipelineLiberator_done; + wire CsrPlugin_interruptJump /* verilator public */ ; + reg CsrPlugin_hadException; + reg [1:0] CsrPlugin_targetPrivilege; + reg [3:0] CsrPlugin_trapCause; + reg [1:0] CsrPlugin_xtvec_mode; + reg [29:0] CsrPlugin_xtvec_base; + wire execute_CsrPlugin_inWfi /* verilator public */ ; + reg execute_CsrPlugin_wfiWake; + wire execute_CsrPlugin_blockedBySideEffects; + reg execute_CsrPlugin_illegalAccess; + reg execute_CsrPlugin_illegalInstruction; + reg [31:0] execute_CsrPlugin_readData; + wire execute_CsrPlugin_writeInstruction; + wire execute_CsrPlugin_readInstruction; + wire execute_CsrPlugin_writeEnable; + wire execute_CsrPlugin_readEnable; + wire [31:0] execute_CsrPlugin_readToWriteData; + reg [31:0] execute_CsrPlugin_writeData; + wire [11:0] execute_CsrPlugin_csrAddress; + reg execute_MulPlugin_aSigned; + reg execute_MulPlugin_bSigned; + wire [31:0] execute_MulPlugin_a; + wire [31:0] execute_MulPlugin_b; + wire [15:0] execute_MulPlugin_aULow; + wire [15:0] execute_MulPlugin_bULow; + wire [16:0] execute_MulPlugin_aSLow; + wire [16:0] execute_MulPlugin_bSLow; + wire [16:0] execute_MulPlugin_aHigh; + wire [16:0] execute_MulPlugin_bHigh; + wire [65:0] writeBack_MulPlugin_result; + reg [32:0] memory_DivPlugin_rs1; + reg [31:0] memory_DivPlugin_rs2; + reg [64:0] memory_DivPlugin_accumulator; + reg memory_DivPlugin_div_needRevert; + reg memory_DivPlugin_div_counter_willIncrement; + reg memory_DivPlugin_div_counter_willClear; + reg [5:0] memory_DivPlugin_div_counter_valueNext; + reg [5:0] memory_DivPlugin_div_counter_value; + wire memory_DivPlugin_div_counter_willOverflowIfInc; + wire memory_DivPlugin_div_counter_willOverflow; + reg memory_DivPlugin_div_done; + reg [31:0] memory_DivPlugin_div_result; + wire [31:0] _zz_203_; + wire [32:0] _zz_204_; + wire [32:0] _zz_205_; + wire [31:0] _zz_206_; + wire _zz_207_; + wire _zz_208_; + reg [32:0] _zz_209_; + reg [31:0] externalInterruptArray_regNext; + reg [31:0] _zz_210_; + wire [31:0] _zz_211_; + reg decode_to_execute_IS_MUL; + reg execute_to_memory_IS_MUL; + reg memory_to_writeBack_IS_MUL; + reg [31:0] decode_to_execute_FORMAL_PC_NEXT; + reg [31:0] execute_to_memory_FORMAL_PC_NEXT; + reg [31:0] memory_to_writeBack_FORMAL_PC_NEXT; + reg [33:0] execute_to_memory_MUL_LH; + reg `ShiftCtrlEnum_defaultEncoding_type decode_to_execute_SHIFT_CTRL; + reg `ShiftCtrlEnum_defaultEncoding_type execute_to_memory_SHIFT_CTRL; + reg decode_to_execute_BYPASSABLE_MEMORY_STAGE; + reg execute_to_memory_BYPASSABLE_MEMORY_STAGE; + reg [31:0] decode_to_execute_PC; + reg [31:0] execute_to_memory_PC; + reg [31:0] memory_to_writeBack_PC; + reg decode_to_execute_IS_CSR; + reg decode_to_execute_MEMORY_ENABLE; + reg execute_to_memory_MEMORY_ENABLE; + reg memory_to_writeBack_MEMORY_ENABLE; + reg [31:0] execute_to_memory_MUL_LL; + reg [31:0] execute_to_memory_BRANCH_CALC; + reg `AluCtrlEnum_defaultEncoding_type decode_to_execute_ALU_CTRL; + reg [51:0] memory_to_writeBack_MUL_LOW; + reg [31:0] execute_to_memory_REGFILE_WRITE_DATA; + reg [31:0] memory_to_writeBack_REGFILE_WRITE_DATA; + reg [1:0] execute_to_memory_MEMORY_ADDRESS_LOW; + reg [1:0] memory_to_writeBack_MEMORY_ADDRESS_LOW; + reg decode_to_execute_BYPASSABLE_EXECUTE_STAGE; + reg [33:0] execute_to_memory_MUL_HL; + reg [33:0] execute_to_memory_MUL_HH; + reg [33:0] memory_to_writeBack_MUL_HH; + reg decode_to_execute_IS_RS2_SIGNED; + reg [31:0] decode_to_execute_RS2; + reg decode_to_execute_PREDICTION_HAD_BRANCHED2; + reg decode_to_execute_MEMORY_WR; + reg execute_to_memory_MEMORY_WR; + reg memory_to_writeBack_MEMORY_WR; + reg decode_to_execute_SRC_LESS_UNSIGNED; + reg decode_to_execute_REGFILE_WRITE_VALID; + reg execute_to_memory_REGFILE_WRITE_VALID; + reg memory_to_writeBack_REGFILE_WRITE_VALID; + reg decode_to_execute_IS_RS1_SIGNED; + reg `Src2CtrlEnum_defaultEncoding_type decode_to_execute_SRC2_CTRL; + reg decode_to_execute_IS_DIV; + reg execute_to_memory_IS_DIV; + reg [31:0] decode_to_execute_RS1; + reg `BranchCtrlEnum_defaultEncoding_type decode_to_execute_BRANCH_CTRL; + reg `EnvCtrlEnum_defaultEncoding_type decode_to_execute_ENV_CTRL; + reg `EnvCtrlEnum_defaultEncoding_type execute_to_memory_ENV_CTRL; + reg `EnvCtrlEnum_defaultEncoding_type memory_to_writeBack_ENV_CTRL; + reg [31:0] execute_to_memory_SHIFT_RIGHT; + reg [31:0] decode_to_execute_INSTRUCTION; + reg [31:0] execute_to_memory_INSTRUCTION; + reg [31:0] memory_to_writeBack_INSTRUCTION; + reg execute_to_memory_BRANCH_DO; + reg decode_to_execute_SRC2_FORCE_ZERO; + reg decode_to_execute_CSR_WRITE_OPCODE; + reg `AluBitwiseCtrlEnum_defaultEncoding_type decode_to_execute_ALU_BITWISE_CTRL; + reg decode_to_execute_CSR_READ_OPCODE; + reg decode_to_execute_SRC_USE_SUB_LESS; + reg decode_to_execute_MEMORY_MANAGMENT; + reg `Src1CtrlEnum_defaultEncoding_type decode_to_execute_SRC1_CTRL; + reg [2:0] _zz_212_; + reg _zz_213_; + reg [31:0] iBusWishbone_DAT_MISO_regNext; + reg [2:0] _zz_214_; + wire _zz_215_; + wire _zz_216_; + wire _zz_217_; + wire _zz_218_; + wire _zz_219_; + reg _zz_220_; + reg [31:0] dBusWishbone_DAT_MISO_regNext; + `ifndef SYNTHESIS + reg [95:0] decode_SRC1_CTRL_string; + reg [95:0] _zz_1__string; + reg [95:0] _zz_2__string; + reg [95:0] _zz_3__string; + reg [39:0] decode_ALU_BITWISE_CTRL_string; + reg [39:0] _zz_4__string; + reg [39:0] _zz_5__string; + reg [39:0] _zz_6__string; + reg [31:0] _zz_7__string; + reg [31:0] _zz_8__string; + reg [31:0] _zz_9__string; + reg [31:0] _zz_10__string; + reg [31:0] decode_ENV_CTRL_string; + reg [31:0] _zz_11__string; + reg [31:0] _zz_12__string; + reg [31:0] _zz_13__string; + reg [31:0] _zz_14__string; + reg [31:0] _zz_15__string; + reg [23:0] decode_SRC2_CTRL_string; + reg [23:0] _zz_16__string; + reg [23:0] _zz_17__string; + reg [23:0] _zz_18__string; + reg [63:0] decode_ALU_CTRL_string; + reg [63:0] _zz_19__string; + reg [63:0] _zz_20__string; + reg [63:0] _zz_21__string; + reg [71:0] _zz_22__string; + reg [71:0] _zz_23__string; + reg [71:0] decode_SHIFT_CTRL_string; + reg [71:0] _zz_24__string; + reg [71:0] _zz_25__string; + reg [71:0] _zz_26__string; + reg [31:0] memory_ENV_CTRL_string; + reg [31:0] _zz_32__string; + reg [31:0] execute_ENV_CTRL_string; + reg [31:0] _zz_33__string; + reg [31:0] writeBack_ENV_CTRL_string; + reg [31:0] _zz_36__string; + reg [31:0] execute_BRANCH_CTRL_string; + reg [31:0] _zz_39__string; + reg [71:0] memory_SHIFT_CTRL_string; + reg [71:0] _zz_44__string; + reg [71:0] execute_SHIFT_CTRL_string; + reg [71:0] _zz_46__string; + reg [23:0] execute_SRC2_CTRL_string; + reg [23:0] _zz_51__string; + reg [95:0] execute_SRC1_CTRL_string; + reg [95:0] _zz_53__string; + reg [63:0] execute_ALU_CTRL_string; + reg [63:0] _zz_56__string; + reg [39:0] execute_ALU_BITWISE_CTRL_string; + reg [39:0] _zz_58__string; + reg [31:0] _zz_68__string; + reg [71:0] _zz_73__string; + reg [23:0] _zz_74__string; + reg [39:0] _zz_81__string; + reg [31:0] _zz_82__string; + reg [95:0] _zz_83__string; + reg [63:0] _zz_87__string; + reg [31:0] decode_BRANCH_CTRL_string; + reg [31:0] _zz_95__string; + reg [63:0] _zz_153__string; + reg [95:0] _zz_154__string; + reg [31:0] _zz_155__string; + reg [39:0] _zz_156__string; + reg [23:0] _zz_157__string; + reg [71:0] _zz_158__string; + reg [31:0] _zz_159__string; + reg [71:0] decode_to_execute_SHIFT_CTRL_string; + reg [71:0] execute_to_memory_SHIFT_CTRL_string; + reg [63:0] decode_to_execute_ALU_CTRL_string; + reg [23:0] decode_to_execute_SRC2_CTRL_string; + reg [31:0] decode_to_execute_BRANCH_CTRL_string; + reg [31:0] decode_to_execute_ENV_CTRL_string; + reg [31:0] execute_to_memory_ENV_CTRL_string; + reg [31:0] memory_to_writeBack_ENV_CTRL_string; + reg [39:0] decode_to_execute_ALU_BITWISE_CTRL_string; + reg [95:0] decode_to_execute_SRC1_CTRL_string; + `endif + + (* ram_style = "block" *) reg [31:0] RegFilePlugin_regFile [0:31] /* verilator public */ ; + assign _zz_244_ = (execute_arbitration_isValid && execute_IS_CSR); + assign _zz_245_ = (writeBack_arbitration_isValid && writeBack_REGFILE_WRITE_VALID); + assign _zz_246_ = 1'b1; + assign _zz_247_ = (memory_arbitration_isValid && memory_REGFILE_WRITE_VALID); + assign _zz_248_ = (execute_arbitration_isValid && execute_REGFILE_WRITE_VALID); + assign _zz_249_ = (memory_arbitration_isValid && memory_IS_DIV); + assign _zz_250_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_error) && (! _zz_91_)); + assign _zz_251_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_cacheMiss) && (! _zz_92_)); + assign _zz_252_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_mmuException) && (! _zz_93_)); + assign _zz_253_ = ((_zz_227_ && IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling) && (! 1'b0)); + assign _zz_254_ = ({decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid} != (2'b00)); + assign _zz_255_ = (! memory_DivPlugin_div_done); + assign _zz_256_ = (CsrPlugin_hadException || CsrPlugin_interruptJump); + assign _zz_257_ = (writeBack_arbitration_isValid && (writeBack_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)); + assign _zz_258_ = writeBack_INSTRUCTION[29 : 28]; + assign _zz_259_ = (IBusCachedPlugin_fetchPc_preOutput_valid && IBusCachedPlugin_fetchPc_preOutput_ready); + assign _zz_260_ = (writeBack_arbitration_isValid && writeBack_MEMORY_ENABLE); + assign _zz_261_ = (writeBack_arbitration_isValid && writeBack_REGFILE_WRITE_VALID); + assign _zz_262_ = (1'b0 || (! 1'b1)); + assign _zz_263_ = (memory_arbitration_isValid && memory_REGFILE_WRITE_VALID); + assign _zz_264_ = (1'b0 || (! memory_BYPASSABLE_MEMORY_STAGE)); + assign _zz_265_ = (execute_arbitration_isValid && execute_REGFILE_WRITE_VALID); + assign _zz_266_ = (1'b0 || (! execute_BYPASSABLE_EXECUTE_STAGE)); + assign _zz_267_ = execute_INSTRUCTION[13 : 12]; + assign _zz_268_ = (! memory_arbitration_isStuck); + assign _zz_269_ = (iBus_cmd_valid || (_zz_212_ != (3'b000))); + assign _zz_270_ = (_zz_240_ && (! dataCache_1__io_mem_cmd_s2mPipe_ready)); + assign _zz_271_ = (CsrPlugin_mstatus_MIE || (CsrPlugin_privilege < (2'b11))); + assign _zz_272_ = ((_zz_198_ && 1'b1) && (! 1'b0)); + assign _zz_273_ = ((_zz_199_ && 1'b1) && (! 1'b0)); + assign _zz_274_ = ((_zz_200_ && 1'b1) && (! 1'b0)); + assign _zz_275_ = writeBack_INSTRUCTION[13 : 12]; + assign _zz_276_ = execute_INSTRUCTION[13]; + assign _zz_277_ = writeBack_INSTRUCTION[13 : 12]; + assign _zz_278_ = (_zz_101_ - (5'b00001)); + assign _zz_279_ = {IBusCachedPlugin_fetchPc_inc,(2'b00)}; + assign _zz_280_ = {29'd0, _zz_279_}; + assign _zz_281_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}; + assign _zz_282_ = {{_zz_119_,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0}; + assign _zz_283_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}; + assign _zz_284_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}; + assign _zz_285_ = {{_zz_121_,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}},1'b0}; + assign _zz_286_ = {{_zz_123_,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0}; + assign _zz_287_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}; + assign _zz_288_ = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}; + assign _zz_289_ = (writeBack_MEMORY_WR ? (3'b111) : (3'b101)); + assign _zz_290_ = (writeBack_MEMORY_WR ? (3'b110) : (3'b100)); + assign _zz_291_ = _zz_148_[2 : 2]; + assign _zz_292_ = _zz_148_[4 : 4]; + assign _zz_293_ = _zz_148_[5 : 5]; + assign _zz_294_ = _zz_148_[11 : 11]; + assign _zz_295_ = _zz_148_[12 : 12]; + assign _zz_296_ = _zz_148_[13 : 13]; + assign _zz_297_ = _zz_148_[14 : 14]; + assign _zz_298_ = _zz_148_[15 : 15]; + assign _zz_299_ = _zz_148_[16 : 16]; + assign _zz_300_ = _zz_148_[21 : 21]; + assign _zz_301_ = _zz_148_[22 : 22]; + assign _zz_302_ = _zz_148_[23 : 23]; + assign _zz_303_ = _zz_148_[24 : 24]; + assign _zz_304_ = _zz_148_[27 : 27]; + assign _zz_305_ = _zz_148_[28 : 28]; + assign _zz_306_ = _zz_148_[29 : 29]; + assign _zz_307_ = _zz_148_[30 : 30]; + assign _zz_308_ = execute_SRC_LESS; + assign _zz_309_ = (3'b100); + assign _zz_310_ = execute_INSTRUCTION[19 : 15]; + assign _zz_311_ = execute_INSTRUCTION[31 : 20]; + assign _zz_312_ = {execute_INSTRUCTION[31 : 25],execute_INSTRUCTION[11 : 7]}; + assign _zz_313_ = ($signed(_zz_314_) + $signed(_zz_317_)); + assign _zz_314_ = ($signed(_zz_315_) + $signed(_zz_316_)); + assign _zz_315_ = execute_SRC1; + assign _zz_316_ = (execute_SRC_USE_SUB_LESS ? (~ execute_SRC2) : execute_SRC2); + assign _zz_317_ = (execute_SRC_USE_SUB_LESS ? _zz_318_ : _zz_319_); + assign _zz_318_ = (32'b00000000000000000000000000000001); + assign _zz_319_ = (32'b00000000000000000000000000000000); + assign _zz_320_ = ($signed(_zz_322_) >>> execute_FullBarrelShifterPlugin_amplitude); + assign _zz_321_ = _zz_320_[31 : 0]; + assign _zz_322_ = {((execute_SHIFT_CTRL == `ShiftCtrlEnum_defaultEncoding_SRA_1) && execute_FullBarrelShifterPlugin_reversed[31]),execute_FullBarrelShifterPlugin_reversed}; + assign _zz_323_ = execute_INSTRUCTION[31 : 20]; + assign _zz_324_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}; + assign _zz_325_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}; + assign _zz_326_ = {_zz_186_,execute_INSTRUCTION[31 : 20]}; + assign _zz_327_ = {{_zz_188_,{{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}},1'b0}; + assign _zz_328_ = {{_zz_190_,{{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}},1'b0}; + assign _zz_329_ = execute_INSTRUCTION[31 : 20]; + assign _zz_330_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}; + assign _zz_331_ = {{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}; + assign _zz_332_ = (3'b100); + assign _zz_333_ = (_zz_201_ & (~ _zz_334_)); + assign _zz_334_ = (_zz_201_ - (2'b01)); + assign _zz_335_ = ($signed(_zz_336_) + $signed(_zz_341_)); + assign _zz_336_ = ($signed(_zz_337_) + $signed(_zz_339_)); + assign _zz_337_ = (52'b0000000000000000000000000000000000000000000000000000); + assign _zz_338_ = {1'b0,memory_MUL_LL}; + assign _zz_339_ = {{19{_zz_338_[32]}}, _zz_338_}; + assign _zz_340_ = ({16'd0,memory_MUL_LH} <<< 16); + assign _zz_341_ = {{2{_zz_340_[49]}}, _zz_340_}; + assign _zz_342_ = ({16'd0,memory_MUL_HL} <<< 16); + assign _zz_343_ = {{2{_zz_342_[49]}}, _zz_342_}; + assign _zz_344_ = {{14{writeBack_MUL_LOW[51]}}, writeBack_MUL_LOW}; + assign _zz_345_ = ({32'd0,writeBack_MUL_HH} <<< 32); + assign _zz_346_ = writeBack_MUL_LOW[31 : 0]; + assign _zz_347_ = writeBack_MulPlugin_result[63 : 32]; + assign _zz_348_ = memory_DivPlugin_div_counter_willIncrement; + assign _zz_349_ = {5'd0, _zz_348_}; + assign _zz_350_ = {1'd0, memory_DivPlugin_rs2}; + assign _zz_351_ = {_zz_203_,(! _zz_205_[32])}; + assign _zz_352_ = _zz_205_[31:0]; + assign _zz_353_ = _zz_204_[31:0]; + assign _zz_354_ = _zz_355_; + assign _zz_355_ = _zz_356_; + assign _zz_356_ = ({1'b0,(memory_DivPlugin_div_needRevert ? (~ _zz_206_) : _zz_206_)} + _zz_358_); + assign _zz_357_ = memory_DivPlugin_div_needRevert; + assign _zz_358_ = {32'd0, _zz_357_}; + assign _zz_359_ = _zz_208_; + assign _zz_360_ = {32'd0, _zz_359_}; + assign _zz_361_ = _zz_207_; + assign _zz_362_ = {31'd0, _zz_361_}; + assign _zz_363_ = execute_CsrPlugin_writeData[7 : 7]; + assign _zz_364_ = execute_CsrPlugin_writeData[3 : 3]; + assign _zz_365_ = execute_CsrPlugin_writeData[3 : 3]; + assign _zz_366_ = execute_CsrPlugin_writeData[11 : 11]; + assign _zz_367_ = execute_CsrPlugin_writeData[7 : 7]; + assign _zz_368_ = execute_CsrPlugin_writeData[3 : 3]; + assign _zz_369_ = (iBus_cmd_payload_address >>> 5); + assign _zz_370_ = 1'b1; + assign _zz_371_ = 1'b1; + assign _zz_372_ = {_zz_104_,{_zz_106_,_zz_105_}}; + assign _zz_373_ = decode_INSTRUCTION[31]; + assign _zz_374_ = decode_INSTRUCTION[31]; + assign _zz_375_ = decode_INSTRUCTION[7]; + assign _zz_376_ = (decode_INSTRUCTION & (32'b00000000000000000000000001000100)); + assign _zz_377_ = (32'b00000000000000000000000000000000); + assign _zz_378_ = ((decode_INSTRUCTION & _zz_390_) == (32'b00000000000000000000000000000000)); + assign _zz_379_ = (_zz_391_ == _zz_392_); + assign _zz_380_ = (_zz_393_ == _zz_394_); + assign _zz_381_ = (decode_INSTRUCTION & (32'b00000000000000000000000001011000)); + assign _zz_382_ = (32'b00000000000000000000000000000000); + assign _zz_383_ = (_zz_395_ == _zz_396_); + assign _zz_384_ = {_zz_397_,_zz_398_}; + assign _zz_385_ = (_zz_399_ == _zz_400_); + assign _zz_386_ = (1'b0); + assign _zz_387_ = ({_zz_401_,_zz_402_} != (2'b00)); + assign _zz_388_ = (_zz_403_ != _zz_404_); + assign _zz_389_ = {_zz_405_,{_zz_406_,_zz_407_}}; + assign _zz_390_ = (32'b00000000000000000000000000011000); + assign _zz_391_ = (decode_INSTRUCTION & (32'b00000000000000000110000000000100)); + assign _zz_392_ = (32'b00000000000000000010000000000000); + assign _zz_393_ = (decode_INSTRUCTION & (32'b00000000000000000101000000000100)); + assign _zz_394_ = (32'b00000000000000000001000000000000); + assign _zz_395_ = (decode_INSTRUCTION & (32'b00000000000000000000000001000100)); + assign _zz_396_ = (32'b00000000000000000000000001000000); + assign _zz_397_ = ((decode_INSTRUCTION & (32'b00000000000000000010000000010100)) == (32'b00000000000000000010000000010000)); + assign _zz_398_ = ((decode_INSTRUCTION & (32'b01000000000000000000000000110100)) == (32'b01000000000000000000000000110000)); + assign _zz_399_ = (decode_INSTRUCTION & (32'b00000000000000000000000001100100)); + assign _zz_400_ = (32'b00000000000000000000000000100100); + assign _zz_401_ = _zz_152_; + assign _zz_402_ = ((decode_INSTRUCTION & _zz_408_) == (32'b00000000000000000000000000000100)); + assign _zz_403_ = ((decode_INSTRUCTION & _zz_409_) == (32'b00000000000000000000000001000000)); + assign _zz_404_ = (1'b0); + assign _zz_405_ = ({_zz_152_,{_zz_410_,_zz_411_}} != (6'b000000)); + assign _zz_406_ = ({_zz_412_,_zz_413_} != (2'b00)); + assign _zz_407_ = {(_zz_414_ != _zz_415_),{_zz_416_,{_zz_417_,_zz_418_}}}; + assign _zz_408_ = (32'b00000000000000000000000000011100); + assign _zz_409_ = (32'b00000000000000000000000001011000); + assign _zz_410_ = ((decode_INSTRUCTION & _zz_419_) == (32'b00000000000000000001000000010000)); + assign _zz_411_ = {(_zz_420_ == _zz_421_),{_zz_422_,{_zz_423_,_zz_424_}}}; + assign _zz_412_ = ((decode_INSTRUCTION & _zz_425_) == (32'b00000000000000000010000000000000)); + assign _zz_413_ = ((decode_INSTRUCTION & _zz_426_) == (32'b00000000000000000001000000000000)); + assign _zz_414_ = {(_zz_427_ == _zz_428_),(_zz_429_ == _zz_430_)}; + assign _zz_415_ = (2'b00); + assign _zz_416_ = ({_zz_431_,_zz_432_} != (2'b00)); + assign _zz_417_ = ({_zz_433_,_zz_434_} != (2'b00)); + assign _zz_418_ = {(_zz_435_ != _zz_436_),{_zz_437_,{_zz_438_,_zz_439_}}}; + assign _zz_419_ = (32'b00000000000000000001000000010000); + assign _zz_420_ = (decode_INSTRUCTION & (32'b00000000000000000010000000010000)); + assign _zz_421_ = (32'b00000000000000000010000000010000); + assign _zz_422_ = ((decode_INSTRUCTION & _zz_440_) == (32'b00000000000000000000000000010000)); + assign _zz_423_ = (_zz_441_ == _zz_442_); + assign _zz_424_ = (_zz_443_ == _zz_444_); + assign _zz_425_ = (32'b00000000000000000010000000010000); + assign _zz_426_ = (32'b00000000000000000101000000000000); + assign _zz_427_ = (decode_INSTRUCTION & (32'b00000000000000000000000000110100)); + assign _zz_428_ = (32'b00000000000000000000000000100000); + assign _zz_429_ = (decode_INSTRUCTION & (32'b00000000000000000000000001100100)); + assign _zz_430_ = (32'b00000000000000000000000000100000); + assign _zz_431_ = ((decode_INSTRUCTION & _zz_445_) == (32'b00000000000000000001000001010000)); + assign _zz_432_ = ((decode_INSTRUCTION & _zz_446_) == (32'b00000000000000000010000001010000)); + assign _zz_433_ = (_zz_447_ == _zz_448_); + assign _zz_434_ = (_zz_449_ == _zz_450_); + assign _zz_435_ = {_zz_451_,{_zz_452_,_zz_453_}}; + assign _zz_436_ = (3'b000); + assign _zz_437_ = ({_zz_454_,_zz_455_} != (2'b00)); + assign _zz_438_ = (_zz_456_ != _zz_457_); + assign _zz_439_ = {_zz_458_,{_zz_459_,_zz_460_}}; + assign _zz_440_ = (32'b00000000000000000000000001010000); + assign _zz_441_ = (decode_INSTRUCTION & (32'b00000000000000000000000000001100)); + assign _zz_442_ = (32'b00000000000000000000000000000100); + assign _zz_443_ = (decode_INSTRUCTION & (32'b00000000000000000000000000101000)); + assign _zz_444_ = (32'b00000000000000000000000000000000); + assign _zz_445_ = (32'b00000000000000000001000001010000); + assign _zz_446_ = (32'b00000000000000000010000001010000); + assign _zz_447_ = (decode_INSTRUCTION & (32'b00000000000000000111000000110100)); + assign _zz_448_ = (32'b00000000000000000101000000010000); + assign _zz_449_ = (decode_INSTRUCTION & (32'b00000010000000000111000001100100)); + assign _zz_450_ = (32'b00000000000000000101000000100000); + assign _zz_451_ = ((decode_INSTRUCTION & _zz_461_) == (32'b01000000000000000001000000010000)); + assign _zz_452_ = (_zz_462_ == _zz_463_); + assign _zz_453_ = (_zz_464_ == _zz_465_); + assign _zz_454_ = _zz_149_; + assign _zz_455_ = (_zz_466_ == _zz_467_); + assign _zz_456_ = {_zz_149_,_zz_468_}; + assign _zz_457_ = (2'b00); + assign _zz_458_ = (_zz_151_ != (1'b0)); + assign _zz_459_ = (_zz_469_ != _zz_470_); + assign _zz_460_ = {_zz_471_,{_zz_472_,_zz_473_}}; + assign _zz_461_ = (32'b01000000000000000011000001010100); + assign _zz_462_ = (decode_INSTRUCTION & (32'b00000000000000000111000000110100)); + assign _zz_463_ = (32'b00000000000000000001000000010000); + assign _zz_464_ = (decode_INSTRUCTION & (32'b00000010000000000111000001010100)); + assign _zz_465_ = (32'b00000000000000000001000000010000); + assign _zz_466_ = (decode_INSTRUCTION & (32'b00000000000000000000000001110000)); + assign _zz_467_ = (32'b00000000000000000000000000100000); + assign _zz_468_ = ((decode_INSTRUCTION & (32'b00000000000000000000000000100000)) == (32'b00000000000000000000000000000000)); + assign _zz_469_ = _zz_151_; + assign _zz_470_ = (1'b0); + assign _zz_471_ = ({_zz_149_,{_zz_474_,{_zz_475_,_zz_476_}}} != (5'b00000)); + assign _zz_472_ = ((_zz_477_ == _zz_478_) != (1'b0)); + assign _zz_473_ = {(_zz_479_ != (1'b0)),{(_zz_480_ != _zz_481_),{_zz_482_,{_zz_483_,_zz_484_}}}}; + assign _zz_474_ = ((decode_INSTRUCTION & (32'b00000000000000000010000000110000)) == (32'b00000000000000000010000000010000)); + assign _zz_475_ = ((decode_INSTRUCTION & _zz_485_) == (32'b00000000000000000000000000010000)); + assign _zz_476_ = {(_zz_486_ == _zz_487_),(_zz_488_ == _zz_489_)}; + assign _zz_477_ = (decode_INSTRUCTION & (32'b00000000000000000100000001001000)); + assign _zz_478_ = (32'b00000000000000000100000000001000); + assign _zz_479_ = ((decode_INSTRUCTION & (32'b00000000000000000000000000100000)) == (32'b00000000000000000000000000100000)); + assign _zz_480_ = ((decode_INSTRUCTION & _zz_490_) == (32'b00000010000000000000000000110000)); + assign _zz_481_ = (1'b0); + assign _zz_482_ = ((_zz_491_ == _zz_492_) != (1'b0)); + assign _zz_483_ = (_zz_493_ != (1'b0)); + assign _zz_484_ = {(_zz_494_ != _zz_495_),{_zz_496_,{_zz_497_,_zz_498_}}}; + assign _zz_485_ = (32'b00000000000000000001000000110000); + assign _zz_486_ = (decode_INSTRUCTION & (32'b00000010000000000010000001100000)); + assign _zz_487_ = (32'b00000000000000000010000000100000); + assign _zz_488_ = (decode_INSTRUCTION & (32'b00000010000000000011000000100000)); + assign _zz_489_ = (32'b00000000000000000000000000100000); + assign _zz_490_ = (32'b00000010000000000100000001110100); + assign _zz_491_ = (decode_INSTRUCTION & (32'b00000000000000000001000000000000)); + assign _zz_492_ = (32'b00000000000000000001000000000000); + assign _zz_493_ = ((decode_INSTRUCTION & (32'b00000000000000000011000000000000)) == (32'b00000000000000000010000000000000)); + assign _zz_494_ = ((decode_INSTRUCTION & (32'b00000000000000000011000001010000)) == (32'b00000000000000000000000001010000)); + assign _zz_495_ = (1'b0); + assign _zz_496_ = ({(_zz_499_ == _zz_500_),_zz_150_} != (2'b00)); + assign _zz_497_ = ({_zz_501_,_zz_150_} != (2'b00)); + assign _zz_498_ = {({_zz_502_,_zz_503_} != (5'b00000)),{(_zz_504_ != _zz_505_),{_zz_506_,{_zz_507_,_zz_508_}}}}; + assign _zz_499_ = (decode_INSTRUCTION & (32'b00000000000000000000000000010100)); + assign _zz_500_ = (32'b00000000000000000000000000000100); + assign _zz_501_ = ((decode_INSTRUCTION & (32'b00000000000000000000000001000100)) == (32'b00000000000000000000000000000100)); + assign _zz_502_ = ((decode_INSTRUCTION & _zz_509_) == (32'b00000000000000000000000001000000)); + assign _zz_503_ = {_zz_149_,{_zz_510_,{_zz_511_,_zz_512_}}}; + assign _zz_504_ = ((decode_INSTRUCTION & _zz_513_) == (32'b00000010000000000100000000100000)); + assign _zz_505_ = (1'b0); + assign _zz_506_ = ({_zz_514_,{_zz_515_,_zz_516_}} != (3'b000)); + assign _zz_507_ = (_zz_517_ != (1'b0)); + assign _zz_508_ = {(_zz_518_ != _zz_519_),(_zz_520_ != _zz_521_)}; + assign _zz_509_ = (32'b00000000000000000000000001000000); + assign _zz_510_ = ((decode_INSTRUCTION & (32'b00000000000000000100000000100000)) == (32'b00000000000000000100000000100000)); + assign _zz_511_ = ((decode_INSTRUCTION & _zz_522_) == (32'b00000000000000000000000000010000)); + assign _zz_512_ = ((decode_INSTRUCTION & _zz_523_) == (32'b00000000000000000000000000100000)); + assign _zz_513_ = (32'b00000010000000000100000001100100); + assign _zz_514_ = ((decode_INSTRUCTION & (32'b00000000000000000000000001010000)) == (32'b00000000000000000000000001000000)); + assign _zz_515_ = ((decode_INSTRUCTION & _zz_524_) == (32'b00000000000000000000000001000000)); + assign _zz_516_ = ((decode_INSTRUCTION & _zz_525_) == (32'b00000000000000000000000000000000)); + assign _zz_517_ = ((decode_INSTRUCTION & (32'b00000000000000000101000001001000)) == (32'b00000000000000000001000000001000)); + assign _zz_518_ = ((decode_INSTRUCTION & _zz_526_) == (32'b00000000000000000100000000010000)); + assign _zz_519_ = (1'b0); + assign _zz_520_ = ((decode_INSTRUCTION & _zz_527_) == (32'b00000000000000000010000000010000)); + assign _zz_521_ = (1'b0); + assign _zz_522_ = (32'b00000000000000000000000000110000); + assign _zz_523_ = (32'b00000010000000000000000000100000); + assign _zz_524_ = (32'b00000000000000000011000001000000); + assign _zz_525_ = (32'b00000000000000000000000000111000); + assign _zz_526_ = (32'b00000000000000000100000000010100); + assign _zz_527_ = (32'b00000000000000000110000000010100); + assign _zz_528_ = (32'b00000000000000000001000001111111); + assign _zz_529_ = (decode_INSTRUCTION & (32'b00000000000000000010000001111111)); + assign _zz_530_ = (32'b00000000000000000010000001110011); + assign _zz_531_ = ((decode_INSTRUCTION & (32'b00000000000000000100000001111111)) == (32'b00000000000000000100000001100011)); + assign _zz_532_ = ((decode_INSTRUCTION & (32'b00000000000000000010000001111111)) == (32'b00000000000000000010000000010011)); + assign _zz_533_ = {((decode_INSTRUCTION & (32'b00000000000000000110000000111111)) == (32'b00000000000000000000000000100011)),{((decode_INSTRUCTION & (32'b00000000000000000010000001111111)) == (32'b00000000000000000000000000000011)),{((decode_INSTRUCTION & _zz_534_) == (32'b00000000000000000000000000000011)),{(_zz_535_ == _zz_536_),{_zz_537_,{_zz_538_,_zz_539_}}}}}}; + assign _zz_534_ = (32'b00000000000000000101000001011111); + assign _zz_535_ = (decode_INSTRUCTION & (32'b00000000000000000111000001111011)); + assign _zz_536_ = (32'b00000000000000000000000001100011); + assign _zz_537_ = ((decode_INSTRUCTION & (32'b00000000000000000110000001111111)) == (32'b00000000000000000000000000001111)); + assign _zz_538_ = ((decode_INSTRUCTION & (32'b11111100000000000000000001111111)) == (32'b00000000000000000000000000110011)); + assign _zz_539_ = {((decode_INSTRUCTION & (32'b00000001111100000111000001111111)) == (32'b00000000000000000101000000001111)),{((decode_INSTRUCTION & (32'b10111100000000000111000001111111)) == (32'b00000000000000000101000000010011)),{((decode_INSTRUCTION & _zz_540_) == (32'b00000000000000000001000000010011)),{(_zz_541_ == _zz_542_),{_zz_543_,_zz_544_}}}}}; + assign _zz_540_ = (32'b11111100000000000011000001111111); + assign _zz_541_ = (decode_INSTRUCTION & (32'b10111110000000000111000001111111)); + assign _zz_542_ = (32'b00000000000000000101000000110011); + assign _zz_543_ = ((decode_INSTRUCTION & (32'b10111110000000000111000001111111)) == (32'b00000000000000000000000000110011)); + assign _zz_544_ = ((decode_INSTRUCTION & (32'b11011111111111111111111111111111)) == (32'b00010000001000000000000001110011)); + assign _zz_545_ = execute_INSTRUCTION[31]; + assign _zz_546_ = execute_INSTRUCTION[31]; + assign _zz_547_ = execute_INSTRUCTION[7]; + always @ (posedge clk) begin + if(_zz_61_) begin + RegFilePlugin_regFile[lastStageRegFileWrite_payload_address] <= lastStageRegFileWrite_payload_data; + end + end + + always @ (posedge clk) begin + if(_zz_370_) begin + _zz_241_ <= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress1]; + end + end + + always @ (posedge clk) begin + if(_zz_371_) begin + _zz_242_ <= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress2]; + end + end + + InstructionCache IBusCachedPlugin_cache ( + .io_flush(_zz_221_), + .io_cpu_prefetch_isValid(_zz_222_), + .io_cpu_prefetch_haltIt(IBusCachedPlugin_cache_io_cpu_prefetch_haltIt), + .io_cpu_prefetch_pc(IBusCachedPlugin_iBusRsp_stages_0_input_payload), + .io_cpu_fetch_isValid(_zz_223_), + .io_cpu_fetch_isStuck(_zz_224_), + .io_cpu_fetch_isRemoved(_zz_225_), + .io_cpu_fetch_pc(IBusCachedPlugin_iBusRsp_stages_1_input_payload), + .io_cpu_fetch_data(IBusCachedPlugin_cache_io_cpu_fetch_data), + .io_cpu_fetch_dataBypassValid(IBusCachedPlugin_s1_tightlyCoupledHit), + .io_cpu_fetch_dataBypass(_zz_226_), + .io_cpu_fetch_mmuBus_cmd_isValid(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid), + .io_cpu_fetch_mmuBus_cmd_virtualAddress(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress), + .io_cpu_fetch_mmuBus_cmd_bypassTranslation(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation), + .io_cpu_fetch_mmuBus_rsp_physicalAddress(IBusCachedPlugin_mmuBus_rsp_physicalAddress), + .io_cpu_fetch_mmuBus_rsp_isIoAccess(IBusCachedPlugin_mmuBus_rsp_isIoAccess), + .io_cpu_fetch_mmuBus_rsp_allowRead(IBusCachedPlugin_mmuBus_rsp_allowRead), + .io_cpu_fetch_mmuBus_rsp_allowWrite(IBusCachedPlugin_mmuBus_rsp_allowWrite), + .io_cpu_fetch_mmuBus_rsp_allowExecute(IBusCachedPlugin_mmuBus_rsp_allowExecute), + .io_cpu_fetch_mmuBus_rsp_exception(IBusCachedPlugin_mmuBus_rsp_exception), + .io_cpu_fetch_mmuBus_rsp_refilling(IBusCachedPlugin_mmuBus_rsp_refilling), + .io_cpu_fetch_mmuBus_end(IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_end), + .io_cpu_fetch_mmuBus_busy(IBusCachedPlugin_mmuBus_busy), + .io_cpu_fetch_physicalAddress(IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress), + .io_cpu_fetch_haltIt(IBusCachedPlugin_cache_io_cpu_fetch_haltIt), + .io_cpu_decode_isValid(_zz_227_), + .io_cpu_decode_isStuck(_zz_228_), + .io_cpu_decode_pc(IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload), + .io_cpu_decode_physicalAddress(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress), + .io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data), + .io_cpu_decode_cacheMiss(IBusCachedPlugin_cache_io_cpu_decode_cacheMiss), + .io_cpu_decode_error(IBusCachedPlugin_cache_io_cpu_decode_error), + .io_cpu_decode_mmuRefilling(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling), + .io_cpu_decode_mmuException(IBusCachedPlugin_cache_io_cpu_decode_mmuException), + .io_cpu_decode_isUser(_zz_229_), + .io_cpu_fill_valid(_zz_230_), + .io_cpu_fill_payload(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress), + .io_mem_cmd_valid(IBusCachedPlugin_cache_io_mem_cmd_valid), + .io_mem_cmd_ready(iBus_cmd_ready), + .io_mem_cmd_payload_address(IBusCachedPlugin_cache_io_mem_cmd_payload_address), + .io_mem_cmd_payload_size(IBusCachedPlugin_cache_io_mem_cmd_payload_size), + .io_mem_rsp_valid(iBus_rsp_valid), + .io_mem_rsp_payload_data(iBus_rsp_payload_data), + .io_mem_rsp_payload_error(iBus_rsp_payload_error), + .clk(clk), + .reset(reset) + ); + DataCache dataCache_1_ ( + .io_cpu_execute_isValid(_zz_231_), + .io_cpu_execute_address(_zz_232_), + .io_cpu_execute_args_wr(execute_MEMORY_WR), + .io_cpu_execute_args_data(_zz_143_), + .io_cpu_execute_args_size(execute_DBusCachedPlugin_size), + .io_cpu_memory_isValid(_zz_233_), + .io_cpu_memory_isStuck(memory_arbitration_isStuck), + .io_cpu_memory_isRemoved(memory_arbitration_removeIt), + .io_cpu_memory_isWrite(dataCache_1__io_cpu_memory_isWrite), + .io_cpu_memory_address(_zz_234_), + .io_cpu_memory_mmuBus_cmd_isValid(dataCache_1__io_cpu_memory_mmuBus_cmd_isValid), + .io_cpu_memory_mmuBus_cmd_virtualAddress(dataCache_1__io_cpu_memory_mmuBus_cmd_virtualAddress), + .io_cpu_memory_mmuBus_cmd_bypassTranslation(dataCache_1__io_cpu_memory_mmuBus_cmd_bypassTranslation), + .io_cpu_memory_mmuBus_rsp_physicalAddress(DBusCachedPlugin_mmuBus_rsp_physicalAddress), + .io_cpu_memory_mmuBus_rsp_isIoAccess(_zz_235_), + .io_cpu_memory_mmuBus_rsp_allowRead(DBusCachedPlugin_mmuBus_rsp_allowRead), + .io_cpu_memory_mmuBus_rsp_allowWrite(DBusCachedPlugin_mmuBus_rsp_allowWrite), + .io_cpu_memory_mmuBus_rsp_allowExecute(DBusCachedPlugin_mmuBus_rsp_allowExecute), + .io_cpu_memory_mmuBus_rsp_exception(DBusCachedPlugin_mmuBus_rsp_exception), + .io_cpu_memory_mmuBus_rsp_refilling(DBusCachedPlugin_mmuBus_rsp_refilling), + .io_cpu_memory_mmuBus_end(dataCache_1__io_cpu_memory_mmuBus_end), + .io_cpu_memory_mmuBus_busy(DBusCachedPlugin_mmuBus_busy), + .io_cpu_writeBack_isValid(_zz_236_), + .io_cpu_writeBack_isStuck(writeBack_arbitration_isStuck), + .io_cpu_writeBack_isUser(_zz_237_), + .io_cpu_writeBack_haltIt(dataCache_1__io_cpu_writeBack_haltIt), + .io_cpu_writeBack_isWrite(dataCache_1__io_cpu_writeBack_isWrite), + .io_cpu_writeBack_data(dataCache_1__io_cpu_writeBack_data), + .io_cpu_writeBack_address(_zz_238_), + .io_cpu_writeBack_mmuException(dataCache_1__io_cpu_writeBack_mmuException), + .io_cpu_writeBack_unalignedAccess(dataCache_1__io_cpu_writeBack_unalignedAccess), + .io_cpu_writeBack_accessError(dataCache_1__io_cpu_writeBack_accessError), + .io_cpu_redo(dataCache_1__io_cpu_redo), + .io_cpu_flush_valid(_zz_239_), + .io_cpu_flush_ready(dataCache_1__io_cpu_flush_ready), + .io_mem_cmd_valid(dataCache_1__io_mem_cmd_valid), + .io_mem_cmd_ready(_zz_240_), + .io_mem_cmd_payload_wr(dataCache_1__io_mem_cmd_payload_wr), + .io_mem_cmd_payload_address(dataCache_1__io_mem_cmd_payload_address), + .io_mem_cmd_payload_data(dataCache_1__io_mem_cmd_payload_data), + .io_mem_cmd_payload_mask(dataCache_1__io_mem_cmd_payload_mask), + .io_mem_cmd_payload_length(dataCache_1__io_mem_cmd_payload_length), + .io_mem_cmd_payload_last(dataCache_1__io_mem_cmd_payload_last), + .io_mem_rsp_valid(dBus_rsp_valid), + .io_mem_rsp_payload_data(dBus_rsp_payload_data), + .io_mem_rsp_payload_error(dBus_rsp_payload_error), + .clk(clk), + .reset(reset) + ); + always @(*) begin + case(_zz_372_) + 3'b000 : begin + _zz_243_ = DBusCachedPlugin_redoBranch_payload; + end + 3'b001 : begin + _zz_243_ = CsrPlugin_jumpInterface_payload; + end + 3'b010 : begin + _zz_243_ = BranchPlugin_jumpInterface_payload; + end + 3'b011 : begin + _zz_243_ = IBusCachedPlugin_redoBranch_payload; + end + default : begin + _zz_243_ = IBusCachedPlugin_pcs_4; + end + endcase + end + + `ifndef SYNTHESIS + always @(*) begin + case(decode_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : decode_SRC1_CTRL_string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : decode_SRC1_CTRL_string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : decode_SRC1_CTRL_string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : decode_SRC1_CTRL_string = "URS1 "; + default : decode_SRC1_CTRL_string = "????????????"; + endcase + end + always @(*) begin + case(_zz_1_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_1__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_1__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_1__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_1__string = "URS1 "; + default : _zz_1__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_2_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_2__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_2__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_2__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_2__string = "URS1 "; + default : _zz_2__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_3_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_3__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_3__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_3__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_3__string = "URS1 "; + default : _zz_3__string = "????????????"; + endcase + end + always @(*) begin + case(decode_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : decode_ALU_BITWISE_CTRL_string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : decode_ALU_BITWISE_CTRL_string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : decode_ALU_BITWISE_CTRL_string = "AND_1"; + default : decode_ALU_BITWISE_CTRL_string = "?????"; + endcase + end + always @(*) begin + case(_zz_4_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_4__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_4__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_4__string = "AND_1"; + default : _zz_4__string = "?????"; + endcase + end + always @(*) begin + case(_zz_5_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_5__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_5__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_5__string = "AND_1"; + default : _zz_5__string = "?????"; + endcase + end + always @(*) begin + case(_zz_6_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_6__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_6__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_6__string = "AND_1"; + default : _zz_6__string = "?????"; + endcase + end + always @(*) begin + case(_zz_7_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_7__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_7__string = "XRET"; + default : _zz_7__string = "????"; + endcase + end + always @(*) begin + case(_zz_8_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_8__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_8__string = "XRET"; + default : _zz_8__string = "????"; + endcase + end + always @(*) begin + case(_zz_9_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_9__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_9__string = "XRET"; + default : _zz_9__string = "????"; + endcase + end + always @(*) begin + case(_zz_10_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_10__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_10__string = "XRET"; + default : _zz_10__string = "????"; + endcase + end + always @(*) begin + case(decode_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : decode_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : decode_ENV_CTRL_string = "XRET"; + default : decode_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_11_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_11__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_11__string = "XRET"; + default : _zz_11__string = "????"; + endcase + end + always @(*) begin + case(_zz_12_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_12__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_12__string = "XRET"; + default : _zz_12__string = "????"; + endcase + end + always @(*) begin + case(_zz_13_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_13__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_13__string = "XRET"; + default : _zz_13__string = "????"; + endcase + end + always @(*) begin + case(_zz_14_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_14__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_14__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_14__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_14__string = "JALR"; + default : _zz_14__string = "????"; + endcase + end + always @(*) begin + case(_zz_15_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_15__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_15__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_15__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_15__string = "JALR"; + default : _zz_15__string = "????"; + endcase + end + always @(*) begin + case(decode_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : decode_SRC2_CTRL_string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : decode_SRC2_CTRL_string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : decode_SRC2_CTRL_string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : decode_SRC2_CTRL_string = "PC "; + default : decode_SRC2_CTRL_string = "???"; + endcase + end + always @(*) begin + case(_zz_16_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_16__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_16__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_16__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_16__string = "PC "; + default : _zz_16__string = "???"; + endcase + end + always @(*) begin + case(_zz_17_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_17__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_17__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_17__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_17__string = "PC "; + default : _zz_17__string = "???"; + endcase + end + always @(*) begin + case(_zz_18_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_18__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_18__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_18__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_18__string = "PC "; + default : _zz_18__string = "???"; + endcase + end + always @(*) begin + case(decode_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_ADD_SUB : decode_ALU_CTRL_string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : decode_ALU_CTRL_string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : decode_ALU_CTRL_string = "BITWISE "; + default : decode_ALU_CTRL_string = "????????"; + endcase + end + always @(*) begin + case(_zz_19_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_19__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_19__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_19__string = "BITWISE "; + default : _zz_19__string = "????????"; + endcase + end + always @(*) begin + case(_zz_20_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_20__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_20__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_20__string = "BITWISE "; + default : _zz_20__string = "????????"; + endcase + end + always @(*) begin + case(_zz_21_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_21__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_21__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_21__string = "BITWISE "; + default : _zz_21__string = "????????"; + endcase + end + always @(*) begin + case(_zz_22_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_22__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_22__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_22__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_22__string = "SRA_1 "; + default : _zz_22__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_23_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_23__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_23__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_23__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_23__string = "SRA_1 "; + default : _zz_23__string = "?????????"; + endcase + end + always @(*) begin + case(decode_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : decode_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : decode_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : decode_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : decode_SHIFT_CTRL_string = "SRA_1 "; + default : decode_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(_zz_24_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_24__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_24__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_24__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_24__string = "SRA_1 "; + default : _zz_24__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_25_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_25__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_25__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_25__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_25__string = "SRA_1 "; + default : _zz_25__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_26_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_26__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_26__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_26__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_26__string = "SRA_1 "; + default : _zz_26__string = "?????????"; + endcase + end + always @(*) begin + case(memory_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : memory_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : memory_ENV_CTRL_string = "XRET"; + default : memory_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_32_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_32__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_32__string = "XRET"; + default : _zz_32__string = "????"; + endcase + end + always @(*) begin + case(execute_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : execute_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : execute_ENV_CTRL_string = "XRET"; + default : execute_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_33_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_33__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_33__string = "XRET"; + default : _zz_33__string = "????"; + endcase + end + always @(*) begin + case(writeBack_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : writeBack_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : writeBack_ENV_CTRL_string = "XRET"; + default : writeBack_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_36_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_36__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_36__string = "XRET"; + default : _zz_36__string = "????"; + endcase + end + always @(*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : execute_BRANCH_CTRL_string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : execute_BRANCH_CTRL_string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : execute_BRANCH_CTRL_string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : execute_BRANCH_CTRL_string = "JALR"; + default : execute_BRANCH_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_39_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_39__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_39__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_39__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_39__string = "JALR"; + default : _zz_39__string = "????"; + endcase + end + always @(*) begin + case(memory_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : memory_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : memory_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : memory_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : memory_SHIFT_CTRL_string = "SRA_1 "; + default : memory_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(_zz_44_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_44__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_44__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_44__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_44__string = "SRA_1 "; + default : _zz_44__string = "?????????"; + endcase + end + always @(*) begin + case(execute_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : execute_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : execute_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : execute_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : execute_SHIFT_CTRL_string = "SRA_1 "; + default : execute_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(_zz_46_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_46__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_46__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_46__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_46__string = "SRA_1 "; + default : _zz_46__string = "?????????"; + endcase + end + always @(*) begin + case(execute_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : execute_SRC2_CTRL_string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : execute_SRC2_CTRL_string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : execute_SRC2_CTRL_string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : execute_SRC2_CTRL_string = "PC "; + default : execute_SRC2_CTRL_string = "???"; + endcase + end + always @(*) begin + case(_zz_51_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_51__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_51__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_51__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_51__string = "PC "; + default : _zz_51__string = "???"; + endcase + end + always @(*) begin + case(execute_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : execute_SRC1_CTRL_string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : execute_SRC1_CTRL_string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : execute_SRC1_CTRL_string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : execute_SRC1_CTRL_string = "URS1 "; + default : execute_SRC1_CTRL_string = "????????????"; + endcase + end + always @(*) begin + case(_zz_53_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_53__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_53__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_53__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_53__string = "URS1 "; + default : _zz_53__string = "????????????"; + endcase + end + always @(*) begin + case(execute_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_ADD_SUB : execute_ALU_CTRL_string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : execute_ALU_CTRL_string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : execute_ALU_CTRL_string = "BITWISE "; + default : execute_ALU_CTRL_string = "????????"; + endcase + end + always @(*) begin + case(_zz_56_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_56__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_56__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_56__string = "BITWISE "; + default : _zz_56__string = "????????"; + endcase + end + always @(*) begin + case(execute_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : execute_ALU_BITWISE_CTRL_string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : execute_ALU_BITWISE_CTRL_string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : execute_ALU_BITWISE_CTRL_string = "AND_1"; + default : execute_ALU_BITWISE_CTRL_string = "?????"; + endcase + end + always @(*) begin + case(_zz_58_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_58__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_58__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_58__string = "AND_1"; + default : _zz_58__string = "?????"; + endcase + end + always @(*) begin + case(_zz_68_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_68__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_68__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_68__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_68__string = "JALR"; + default : _zz_68__string = "????"; + endcase + end + always @(*) begin + case(_zz_73_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_73__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_73__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_73__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_73__string = "SRA_1 "; + default : _zz_73__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_74_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_74__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_74__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_74__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_74__string = "PC "; + default : _zz_74__string = "???"; + endcase + end + always @(*) begin + case(_zz_81_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_81__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_81__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_81__string = "AND_1"; + default : _zz_81__string = "?????"; + endcase + end + always @(*) begin + case(_zz_82_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_82__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_82__string = "XRET"; + default : _zz_82__string = "????"; + endcase + end + always @(*) begin + case(_zz_83_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_83__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_83__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_83__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_83__string = "URS1 "; + default : _zz_83__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_87_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_87__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_87__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_87__string = "BITWISE "; + default : _zz_87__string = "????????"; + endcase + end + always @(*) begin + case(decode_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : decode_BRANCH_CTRL_string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : decode_BRANCH_CTRL_string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : decode_BRANCH_CTRL_string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : decode_BRANCH_CTRL_string = "JALR"; + default : decode_BRANCH_CTRL_string = "????"; + endcase + end + always @(*) begin + case(_zz_95_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_95__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_95__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_95__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_95__string = "JALR"; + default : _zz_95__string = "????"; + endcase + end + always @(*) begin + case(_zz_153_) + `AluCtrlEnum_defaultEncoding_ADD_SUB : _zz_153__string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : _zz_153__string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : _zz_153__string = "BITWISE "; + default : _zz_153__string = "????????"; + endcase + end + always @(*) begin + case(_zz_154_) + `Src1CtrlEnum_defaultEncoding_RS : _zz_154__string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : _zz_154__string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : _zz_154__string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : _zz_154__string = "URS1 "; + default : _zz_154__string = "????????????"; + endcase + end + always @(*) begin + case(_zz_155_) + `EnvCtrlEnum_defaultEncoding_NONE : _zz_155__string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : _zz_155__string = "XRET"; + default : _zz_155__string = "????"; + endcase + end + always @(*) begin + case(_zz_156_) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : _zz_156__string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : _zz_156__string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : _zz_156__string = "AND_1"; + default : _zz_156__string = "?????"; + endcase + end + always @(*) begin + case(_zz_157_) + `Src2CtrlEnum_defaultEncoding_RS : _zz_157__string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : _zz_157__string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : _zz_157__string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : _zz_157__string = "PC "; + default : _zz_157__string = "???"; + endcase + end + always @(*) begin + case(_zz_158_) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : _zz_158__string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : _zz_158__string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : _zz_158__string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : _zz_158__string = "SRA_1 "; + default : _zz_158__string = "?????????"; + endcase + end + always @(*) begin + case(_zz_159_) + `BranchCtrlEnum_defaultEncoding_INC : _zz_159__string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : _zz_159__string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : _zz_159__string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : _zz_159__string = "JALR"; + default : _zz_159__string = "????"; + endcase + end + always @(*) begin + case(decode_to_execute_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : decode_to_execute_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : decode_to_execute_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : decode_to_execute_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : decode_to_execute_SHIFT_CTRL_string = "SRA_1 "; + default : decode_to_execute_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(execute_to_memory_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_DISABLE_1 : execute_to_memory_SHIFT_CTRL_string = "DISABLE_1"; + `ShiftCtrlEnum_defaultEncoding_SLL_1 : execute_to_memory_SHIFT_CTRL_string = "SLL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRL_1 : execute_to_memory_SHIFT_CTRL_string = "SRL_1 "; + `ShiftCtrlEnum_defaultEncoding_SRA_1 : execute_to_memory_SHIFT_CTRL_string = "SRA_1 "; + default : execute_to_memory_SHIFT_CTRL_string = "?????????"; + endcase + end + always @(*) begin + case(decode_to_execute_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_ADD_SUB : decode_to_execute_ALU_CTRL_string = "ADD_SUB "; + `AluCtrlEnum_defaultEncoding_SLT_SLTU : decode_to_execute_ALU_CTRL_string = "SLT_SLTU"; + `AluCtrlEnum_defaultEncoding_BITWISE : decode_to_execute_ALU_CTRL_string = "BITWISE "; + default : decode_to_execute_ALU_CTRL_string = "????????"; + endcase + end + always @(*) begin + case(decode_to_execute_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : decode_to_execute_SRC2_CTRL_string = "RS "; + `Src2CtrlEnum_defaultEncoding_IMI : decode_to_execute_SRC2_CTRL_string = "IMI"; + `Src2CtrlEnum_defaultEncoding_IMS : decode_to_execute_SRC2_CTRL_string = "IMS"; + `Src2CtrlEnum_defaultEncoding_PC : decode_to_execute_SRC2_CTRL_string = "PC "; + default : decode_to_execute_SRC2_CTRL_string = "???"; + endcase + end + always @(*) begin + case(decode_to_execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : decode_to_execute_BRANCH_CTRL_string = "INC "; + `BranchCtrlEnum_defaultEncoding_B : decode_to_execute_BRANCH_CTRL_string = "B "; + `BranchCtrlEnum_defaultEncoding_JAL : decode_to_execute_BRANCH_CTRL_string = "JAL "; + `BranchCtrlEnum_defaultEncoding_JALR : decode_to_execute_BRANCH_CTRL_string = "JALR"; + default : decode_to_execute_BRANCH_CTRL_string = "????"; + endcase + end + always @(*) begin + case(decode_to_execute_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : decode_to_execute_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : decode_to_execute_ENV_CTRL_string = "XRET"; + default : decode_to_execute_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(execute_to_memory_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : execute_to_memory_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : execute_to_memory_ENV_CTRL_string = "XRET"; + default : execute_to_memory_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(memory_to_writeBack_ENV_CTRL) + `EnvCtrlEnum_defaultEncoding_NONE : memory_to_writeBack_ENV_CTRL_string = "NONE"; + `EnvCtrlEnum_defaultEncoding_XRET : memory_to_writeBack_ENV_CTRL_string = "XRET"; + default : memory_to_writeBack_ENV_CTRL_string = "????"; + endcase + end + always @(*) begin + case(decode_to_execute_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_XOR_1 : decode_to_execute_ALU_BITWISE_CTRL_string = "XOR_1"; + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : decode_to_execute_ALU_BITWISE_CTRL_string = "OR_1 "; + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : decode_to_execute_ALU_BITWISE_CTRL_string = "AND_1"; + default : decode_to_execute_ALU_BITWISE_CTRL_string = "?????"; + endcase + end + always @(*) begin + case(decode_to_execute_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : decode_to_execute_SRC1_CTRL_string = "RS "; + `Src1CtrlEnum_defaultEncoding_IMU : decode_to_execute_SRC1_CTRL_string = "IMU "; + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : decode_to_execute_SRC1_CTRL_string = "PC_INCREMENT"; + `Src1CtrlEnum_defaultEncoding_URS1 : decode_to_execute_SRC1_CTRL_string = "URS1 "; + default : decode_to_execute_SRC1_CTRL_string = "????????????"; + endcase + end + `endif + + assign decode_SRC1_CTRL = _zz_1_; + assign _zz_2_ = _zz_3_; + assign decode_MEMORY_MANAGMENT = _zz_78_; + assign decode_CSR_READ_OPCODE = _zz_34_; + assign decode_ALU_BITWISE_CTRL = _zz_4_; + assign _zz_5_ = _zz_6_; + assign decode_CSR_WRITE_OPCODE = _zz_35_; + assign decode_SRC2_FORCE_ZERO = _zz_55_; + assign execute_BRANCH_DO = _zz_38_; + assign execute_SHIFT_RIGHT = _zz_45_; + assign _zz_7_ = _zz_8_; + assign _zz_9_ = _zz_10_; + assign decode_ENV_CTRL = _zz_11_; + assign _zz_12_ = _zz_13_; + assign _zz_14_ = _zz_15_; + assign decode_IS_DIV = _zz_85_; + assign decode_SRC2_CTRL = _zz_16_; + assign _zz_17_ = _zz_18_; + assign decode_IS_RS1_SIGNED = _zz_76_; + assign decode_SRC_LESS_UNSIGNED = _zz_70_; + assign memory_MEMORY_WR = execute_to_memory_MEMORY_WR; + assign decode_MEMORY_WR = _zz_79_; + assign decode_PREDICTION_HAD_BRANCHED2 = _zz_41_; + assign decode_IS_RS2_SIGNED = _zz_75_; + assign memory_MUL_HH = execute_to_memory_MUL_HH; + assign execute_MUL_HH = _zz_28_; + assign execute_MUL_HL = _zz_29_; + assign decode_BYPASSABLE_EXECUTE_STAGE = _zz_77_; + assign memory_MEMORY_ADDRESS_LOW = execute_to_memory_MEMORY_ADDRESS_LOW; + assign execute_MEMORY_ADDRESS_LOW = _zz_90_; + assign execute_REGFILE_WRITE_DATA = _zz_57_; + assign memory_MUL_LOW = _zz_27_; + assign decode_ALU_CTRL = _zz_19_; + assign _zz_20_ = _zz_21_; + assign execute_BRANCH_CALC = _zz_37_; + assign execute_MUL_LL = _zz_31_; + assign decode_IS_CSR = _zz_72_; + assign memory_PC = execute_to_memory_PC; + assign execute_BYPASSABLE_MEMORY_STAGE = decode_to_execute_BYPASSABLE_MEMORY_STAGE; + assign decode_BYPASSABLE_MEMORY_STAGE = _zz_84_; + assign _zz_22_ = _zz_23_; + assign decode_SHIFT_CTRL = _zz_24_; + assign _zz_25_ = _zz_26_; + assign execute_MUL_LH = _zz_30_; + assign writeBack_FORMAL_PC_NEXT = memory_to_writeBack_FORMAL_PC_NEXT; + assign memory_FORMAL_PC_NEXT = execute_to_memory_FORMAL_PC_NEXT; + assign execute_FORMAL_PC_NEXT = decode_to_execute_FORMAL_PC_NEXT; + assign decode_FORMAL_PC_NEXT = _zz_98_; + assign memory_IS_MUL = execute_to_memory_IS_MUL; + assign execute_IS_MUL = decode_to_execute_IS_MUL; + assign decode_IS_MUL = _zz_80_; + assign execute_IS_RS1_SIGNED = decode_to_execute_IS_RS1_SIGNED; + assign execute_IS_DIV = decode_to_execute_IS_DIV; + assign execute_IS_RS2_SIGNED = decode_to_execute_IS_RS2_SIGNED; + assign memory_IS_DIV = execute_to_memory_IS_DIV; + assign writeBack_IS_MUL = memory_to_writeBack_IS_MUL; + assign writeBack_MUL_HH = memory_to_writeBack_MUL_HH; + assign writeBack_MUL_LOW = memory_to_writeBack_MUL_LOW; + assign memory_MUL_HL = execute_to_memory_MUL_HL; + assign memory_MUL_LH = execute_to_memory_MUL_LH; + assign memory_MUL_LL = execute_to_memory_MUL_LL; + assign execute_CSR_READ_OPCODE = decode_to_execute_CSR_READ_OPCODE; + assign execute_CSR_WRITE_OPCODE = decode_to_execute_CSR_WRITE_OPCODE; + assign execute_IS_CSR = decode_to_execute_IS_CSR; + assign memory_ENV_CTRL = _zz_32_; + assign execute_ENV_CTRL = _zz_33_; + assign writeBack_ENV_CTRL = _zz_36_; + assign memory_BRANCH_CALC = execute_to_memory_BRANCH_CALC; + assign memory_BRANCH_DO = execute_to_memory_BRANCH_DO; + assign execute_PC = decode_to_execute_PC; + assign execute_PREDICTION_HAD_BRANCHED2 = decode_to_execute_PREDICTION_HAD_BRANCHED2; + assign execute_RS1 = decode_to_execute_RS1; + assign execute_BRANCH_COND_RESULT = _zz_40_; + assign execute_BRANCH_CTRL = _zz_39_; + assign decode_RS2_USE = _zz_71_; + assign decode_RS1_USE = _zz_64_; + always @ (*) begin + _zz_42_ = execute_REGFILE_WRITE_DATA; + if(_zz_244_)begin + _zz_42_ = execute_CsrPlugin_readData; + end + end + + assign execute_REGFILE_WRITE_VALID = decode_to_execute_REGFILE_WRITE_VALID; + assign execute_BYPASSABLE_EXECUTE_STAGE = decode_to_execute_BYPASSABLE_EXECUTE_STAGE; + assign memory_REGFILE_WRITE_VALID = execute_to_memory_REGFILE_WRITE_VALID; + assign memory_INSTRUCTION = execute_to_memory_INSTRUCTION; + assign memory_BYPASSABLE_MEMORY_STAGE = execute_to_memory_BYPASSABLE_MEMORY_STAGE; + assign writeBack_REGFILE_WRITE_VALID = memory_to_writeBack_REGFILE_WRITE_VALID; + always @ (*) begin + decode_RS2 = _zz_62_; + if(_zz_173_)begin + if((_zz_174_ == decode_INSTRUCTION[24 : 20]))begin + decode_RS2 = _zz_175_; + end + end + if(_zz_245_)begin + if(_zz_246_)begin + if(_zz_177_)begin + decode_RS2 = _zz_89_; + end + end + end + if(_zz_247_)begin + if(memory_BYPASSABLE_MEMORY_STAGE)begin + if(_zz_179_)begin + decode_RS2 = _zz_43_; + end + end + end + if(_zz_248_)begin + if(execute_BYPASSABLE_EXECUTE_STAGE)begin + if(_zz_181_)begin + decode_RS2 = _zz_42_; + end + end + end + end + + always @ (*) begin + decode_RS1 = _zz_63_; + if(_zz_173_)begin + if((_zz_174_ == decode_INSTRUCTION[19 : 15]))begin + decode_RS1 = _zz_175_; + end + end + if(_zz_245_)begin + if(_zz_246_)begin + if(_zz_176_)begin + decode_RS1 = _zz_89_; + end + end + end + if(_zz_247_)begin + if(memory_BYPASSABLE_MEMORY_STAGE)begin + if(_zz_178_)begin + decode_RS1 = _zz_43_; + end + end + end + if(_zz_248_)begin + if(execute_BYPASSABLE_EXECUTE_STAGE)begin + if(_zz_180_)begin + decode_RS1 = _zz_42_; + end + end + end + end + + assign memory_SHIFT_RIGHT = execute_to_memory_SHIFT_RIGHT; + always @ (*) begin + _zz_43_ = memory_REGFILE_WRITE_DATA; + if(memory_arbitration_isValid)begin + case(memory_SHIFT_CTRL) + `ShiftCtrlEnum_defaultEncoding_SLL_1 : begin + _zz_43_ = _zz_169_; + end + `ShiftCtrlEnum_defaultEncoding_SRL_1, `ShiftCtrlEnum_defaultEncoding_SRA_1 : begin + _zz_43_ = memory_SHIFT_RIGHT; + end + default : begin + end + endcase + end + if(_zz_249_)begin + _zz_43_ = memory_DivPlugin_div_result; + end + end + + assign memory_SHIFT_CTRL = _zz_44_; + assign execute_SHIFT_CTRL = _zz_46_; + assign execute_SRC_LESS_UNSIGNED = decode_to_execute_SRC_LESS_UNSIGNED; + assign execute_SRC2_FORCE_ZERO = decode_to_execute_SRC2_FORCE_ZERO; + assign execute_SRC_USE_SUB_LESS = decode_to_execute_SRC_USE_SUB_LESS; + assign _zz_50_ = execute_PC; + assign execute_SRC2_CTRL = _zz_51_; + assign execute_SRC1_CTRL = _zz_53_; + assign decode_SRC_USE_SUB_LESS = _zz_66_; + assign decode_SRC_ADD_ZERO = _zz_67_; + assign execute_SRC_ADD_SUB = _zz_49_; + assign execute_SRC_LESS = _zz_47_; + assign execute_ALU_CTRL = _zz_56_; + assign execute_SRC2 = _zz_52_; + assign execute_SRC1 = _zz_54_; + assign execute_ALU_BITWISE_CTRL = _zz_58_; + assign _zz_59_ = writeBack_INSTRUCTION; + assign _zz_60_ = writeBack_REGFILE_WRITE_VALID; + always @ (*) begin + _zz_61_ = 1'b0; + if(lastStageRegFileWrite_valid)begin + _zz_61_ = 1'b1; + end + end + + assign decode_INSTRUCTION_ANTICIPATED = _zz_94_; + always @ (*) begin + decode_REGFILE_WRITE_VALID = _zz_69_; + if((decode_INSTRUCTION[11 : 7] == (5'b00000)))begin + decode_REGFILE_WRITE_VALID = 1'b0; + end + end + + assign decode_LEGAL_INSTRUCTION = _zz_88_; + assign decode_INSTRUCTION_READY = 1'b1; + always @ (*) begin + _zz_89_ = writeBack_REGFILE_WRITE_DATA; + if((writeBack_arbitration_isValid && writeBack_MEMORY_ENABLE))begin + _zz_89_ = writeBack_DBusCachedPlugin_rspFormated; + end + if((writeBack_arbitration_isValid && writeBack_IS_MUL))begin + case(_zz_277_) + 2'b00 : begin + _zz_89_ = _zz_346_; + end + default : begin + _zz_89_ = _zz_347_; + end + endcase + end + end + + assign writeBack_MEMORY_ADDRESS_LOW = memory_to_writeBack_MEMORY_ADDRESS_LOW; + assign writeBack_MEMORY_WR = memory_to_writeBack_MEMORY_WR; + assign writeBack_REGFILE_WRITE_DATA = memory_to_writeBack_REGFILE_WRITE_DATA; + assign writeBack_MEMORY_ENABLE = memory_to_writeBack_MEMORY_ENABLE; + assign memory_REGFILE_WRITE_DATA = execute_to_memory_REGFILE_WRITE_DATA; + assign memory_MEMORY_ENABLE = execute_to_memory_MEMORY_ENABLE; + assign execute_MEMORY_MANAGMENT = decode_to_execute_MEMORY_MANAGMENT; + assign execute_RS2 = decode_to_execute_RS2; + assign execute_MEMORY_WR = decode_to_execute_MEMORY_WR; + assign execute_SRC_ADD = _zz_48_; + assign execute_MEMORY_ENABLE = decode_to_execute_MEMORY_ENABLE; + assign execute_INSTRUCTION = decode_to_execute_INSTRUCTION; + assign decode_MEMORY_ENABLE = _zz_65_; + assign decode_FLUSH_ALL = _zz_86_; + always @ (*) begin + IBusCachedPlugin_rsp_issueDetected = _zz_91_; + if(_zz_250_)begin + IBusCachedPlugin_rsp_issueDetected = 1'b1; + end + end + + always @ (*) begin + _zz_91_ = _zz_92_; + if(_zz_251_)begin + _zz_91_ = 1'b1; + end + end + + always @ (*) begin + _zz_92_ = _zz_93_; + if(_zz_252_)begin + _zz_92_ = 1'b1; + end + end + + always @ (*) begin + _zz_93_ = 1'b0; + if(_zz_253_)begin + _zz_93_ = 1'b1; + end + end + + assign decode_BRANCH_CTRL = _zz_95_; + assign decode_INSTRUCTION = _zz_99_; + always @ (*) begin + _zz_96_ = memory_FORMAL_PC_NEXT; + if(BranchPlugin_jumpInterface_valid)begin + _zz_96_ = BranchPlugin_jumpInterface_payload; + end + end + + always @ (*) begin + _zz_97_ = decode_FORMAL_PC_NEXT; + if(IBusCachedPlugin_predictionJumpInterface_valid)begin + _zz_97_ = IBusCachedPlugin_pcs_4; + end + if(IBusCachedPlugin_redoBranch_valid)begin + _zz_97_ = IBusCachedPlugin_redoBranch_payload; + end + end + + assign decode_PC = _zz_100_; + assign writeBack_PC = memory_to_writeBack_PC; + assign writeBack_INSTRUCTION = memory_to_writeBack_INSTRUCTION; + always @ (*) begin + decode_arbitration_haltItself = 1'b0; + if(((DBusCachedPlugin_mmuBus_busy && decode_arbitration_isValid) && decode_MEMORY_ENABLE))begin + decode_arbitration_haltItself = 1'b1; + end + end + + always @ (*) begin + decode_arbitration_haltByOther = 1'b0; + if((decode_arbitration_isValid && (_zz_170_ || _zz_171_)))begin + decode_arbitration_haltByOther = 1'b1; + end + if((CsrPlugin_interrupt_valid && CsrPlugin_allowInterrupts))begin + decode_arbitration_haltByOther = decode_arbitration_isValid; + end + if(({(writeBack_arbitration_isValid && (writeBack_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)),{(memory_arbitration_isValid && (memory_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)),(execute_arbitration_isValid && (execute_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET))}} != (3'b000)))begin + decode_arbitration_haltByOther = 1'b1; + end + end + + always @ (*) begin + decode_arbitration_removeIt = 1'b0; + if(_zz_254_)begin + decode_arbitration_removeIt = 1'b1; + end + if(decode_arbitration_isFlushed)begin + decode_arbitration_removeIt = 1'b1; + end + end + + assign decode_arbitration_flushAll = 1'b0; + always @ (*) begin + execute_arbitration_haltItself = 1'b0; + if((_zz_239_ && (! dataCache_1__io_cpu_flush_ready)))begin + execute_arbitration_haltItself = 1'b1; + end + if(((dataCache_1__io_cpu_redo && execute_arbitration_isValid) && execute_MEMORY_ENABLE))begin + execute_arbitration_haltItself = 1'b1; + end + if(_zz_244_)begin + if(execute_CsrPlugin_blockedBySideEffects)begin + execute_arbitration_haltItself = 1'b1; + end + end + end + + assign execute_arbitration_haltByOther = 1'b0; + always @ (*) begin + execute_arbitration_removeIt = 1'b0; + if(execute_arbitration_isFlushed)begin + execute_arbitration_removeIt = 1'b1; + end + end + + always @ (*) begin + execute_arbitration_flushAll = 1'b0; + if(BranchPlugin_jumpInterface_valid)begin + execute_arbitration_flushAll = 1'b1; + end + if(BranchPlugin_branchExceptionPort_valid)begin + execute_arbitration_flushAll = 1'b1; + end + end + + always @ (*) begin + memory_arbitration_haltItself = 1'b0; + if(_zz_249_)begin + if(_zz_255_)begin + memory_arbitration_haltItself = 1'b1; + end + end + end + + assign memory_arbitration_haltByOther = 1'b0; + always @ (*) begin + memory_arbitration_removeIt = 1'b0; + if(BranchPlugin_branchExceptionPort_valid)begin + memory_arbitration_removeIt = 1'b1; + end + if(memory_arbitration_isFlushed)begin + memory_arbitration_removeIt = 1'b1; + end + end + + always @ (*) begin + memory_arbitration_flushAll = 1'b0; + if(DBusCachedPlugin_exceptionBus_valid)begin + memory_arbitration_flushAll = 1'b1; + end + if(_zz_256_)begin + memory_arbitration_flushAll = 1'b1; + end + if(_zz_257_)begin + memory_arbitration_flushAll = 1'b1; + end + end + + always @ (*) begin + writeBack_arbitration_haltItself = 1'b0; + if(dataCache_1__io_cpu_writeBack_haltIt)begin + writeBack_arbitration_haltItself = 1'b1; + end + end + + assign writeBack_arbitration_haltByOther = 1'b0; + always @ (*) begin + writeBack_arbitration_removeIt = 1'b0; + if(DBusCachedPlugin_exceptionBus_valid)begin + writeBack_arbitration_removeIt = 1'b1; + end + if(writeBack_arbitration_isFlushed)begin + writeBack_arbitration_removeIt = 1'b1; + end + end + + always @ (*) begin + writeBack_arbitration_flushAll = 1'b0; + if(DBusCachedPlugin_redoBranch_valid)begin + writeBack_arbitration_flushAll = 1'b1; + end + end + + assign lastStageInstruction = writeBack_INSTRUCTION; + assign lastStagePc = writeBack_PC; + assign lastStageIsValid = writeBack_arbitration_isValid; + assign lastStageIsFiring = writeBack_arbitration_isFiring; + always @ (*) begin + IBusCachedPlugin_fetcherHalt = 1'b0; + if(({CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode}}} != (4'b0000)))begin + IBusCachedPlugin_fetcherHalt = 1'b1; + end + if(_zz_256_)begin + IBusCachedPlugin_fetcherHalt = 1'b1; + end + if(_zz_257_)begin + IBusCachedPlugin_fetcherHalt = 1'b1; + end + end + + assign IBusCachedPlugin_fetcherflushIt = 1'b0; + always @ (*) begin + IBusCachedPlugin_incomingInstruction = 1'b0; + if((IBusCachedPlugin_iBusRsp_stages_1_input_valid || IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid))begin + IBusCachedPlugin_incomingInstruction = 1'b1; + end + end + + always @ (*) begin + CsrPlugin_jumpInterface_valid = 1'b0; + if(_zz_256_)begin + CsrPlugin_jumpInterface_valid = 1'b1; + end + if(_zz_257_)begin + CsrPlugin_jumpInterface_valid = 1'b1; + end + end + + always @ (*) begin + CsrPlugin_jumpInterface_payload = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + if(_zz_256_)begin + CsrPlugin_jumpInterface_payload = {CsrPlugin_xtvec_base,(2'b00)}; + end + if(_zz_257_)begin + case(_zz_258_) + 2'b11 : begin + CsrPlugin_jumpInterface_payload = CsrPlugin_mepc; + end + default : begin + end + endcase + end + end + + assign CsrPlugin_forceMachineWire = 1'b0; + assign CsrPlugin_allowInterrupts = 1'b1; + assign CsrPlugin_allowException = 1'b1; + assign IBusCachedPlugin_jump_pcLoad_valid = ({CsrPlugin_jumpInterface_valid,{BranchPlugin_jumpInterface_valid,{DBusCachedPlugin_redoBranch_valid,{IBusCachedPlugin_redoBranch_valid,IBusCachedPlugin_predictionJumpInterface_valid}}}} != (5'b00000)); + assign _zz_101_ = {IBusCachedPlugin_predictionJumpInterface_valid,{IBusCachedPlugin_redoBranch_valid,{BranchPlugin_jumpInterface_valid,{CsrPlugin_jumpInterface_valid,DBusCachedPlugin_redoBranch_valid}}}}; + assign _zz_102_ = (_zz_101_ & (~ _zz_278_)); + assign _zz_103_ = _zz_102_[3]; + assign _zz_104_ = _zz_102_[4]; + assign _zz_105_ = (_zz_102_[1] || _zz_103_); + assign _zz_106_ = (_zz_102_[2] || _zz_103_); + assign IBusCachedPlugin_jump_pcLoad_payload = _zz_243_; + assign _zz_107_ = (! IBusCachedPlugin_fetcherHalt); + assign IBusCachedPlugin_fetchPc_output_valid = (IBusCachedPlugin_fetchPc_preOutput_valid && _zz_107_); + assign IBusCachedPlugin_fetchPc_preOutput_ready = (IBusCachedPlugin_fetchPc_output_ready && _zz_107_); + assign IBusCachedPlugin_fetchPc_output_payload = IBusCachedPlugin_fetchPc_preOutput_payload; + always @ (*) begin + IBusCachedPlugin_fetchPc_propagatePc = 1'b0; + if((IBusCachedPlugin_iBusRsp_stages_1_input_valid && IBusCachedPlugin_iBusRsp_stages_1_input_ready))begin + IBusCachedPlugin_fetchPc_propagatePc = 1'b1; + end + end + + always @ (*) begin + IBusCachedPlugin_fetchPc_pc = (IBusCachedPlugin_fetchPc_pcReg + _zz_280_); + if(IBusCachedPlugin_jump_pcLoad_valid)begin + IBusCachedPlugin_fetchPc_pc = IBusCachedPlugin_jump_pcLoad_payload; + end + IBusCachedPlugin_fetchPc_pc[0] = 1'b0; + IBusCachedPlugin_fetchPc_pc[1] = 1'b0; + end + + always @ (*) begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b0; + if(IBusCachedPlugin_fetchPc_propagatePc)begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b1; + end + if(IBusCachedPlugin_jump_pcLoad_valid)begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b1; + end + if(_zz_259_)begin + IBusCachedPlugin_fetchPc_samplePcNext = 1'b1; + end + end + + assign IBusCachedPlugin_fetchPc_preOutput_valid = _zz_108_; + assign IBusCachedPlugin_fetchPc_preOutput_payload = IBusCachedPlugin_fetchPc_pc; + assign IBusCachedPlugin_iBusRsp_stages_0_input_valid = IBusCachedPlugin_fetchPc_output_valid; + assign IBusCachedPlugin_fetchPc_output_ready = IBusCachedPlugin_iBusRsp_stages_0_input_ready; + assign IBusCachedPlugin_iBusRsp_stages_0_input_payload = IBusCachedPlugin_fetchPc_output_payload; + assign IBusCachedPlugin_iBusRsp_stages_0_inputSample = 1'b1; + always @ (*) begin + IBusCachedPlugin_iBusRsp_stages_0_halt = 1'b0; + if(IBusCachedPlugin_cache_io_cpu_prefetch_haltIt)begin + IBusCachedPlugin_iBusRsp_stages_0_halt = 1'b1; + end + end + + assign _zz_109_ = (! IBusCachedPlugin_iBusRsp_stages_0_halt); + assign IBusCachedPlugin_iBusRsp_stages_0_input_ready = (IBusCachedPlugin_iBusRsp_stages_0_output_ready && _zz_109_); + assign IBusCachedPlugin_iBusRsp_stages_0_output_valid = (IBusCachedPlugin_iBusRsp_stages_0_input_valid && _zz_109_); + assign IBusCachedPlugin_iBusRsp_stages_0_output_payload = IBusCachedPlugin_iBusRsp_stages_0_input_payload; + always @ (*) begin + IBusCachedPlugin_iBusRsp_stages_1_halt = 1'b0; + if(IBusCachedPlugin_cache_io_cpu_fetch_haltIt)begin + IBusCachedPlugin_iBusRsp_stages_1_halt = 1'b1; + end + end + + assign _zz_110_ = (! IBusCachedPlugin_iBusRsp_stages_1_halt); + assign IBusCachedPlugin_iBusRsp_stages_1_input_ready = (IBusCachedPlugin_iBusRsp_stages_1_output_ready && _zz_110_); + assign IBusCachedPlugin_iBusRsp_stages_1_output_valid = (IBusCachedPlugin_iBusRsp_stages_1_input_valid && _zz_110_); + assign IBusCachedPlugin_iBusRsp_stages_1_output_payload = IBusCachedPlugin_iBusRsp_stages_1_input_payload; + always @ (*) begin + IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt = 1'b0; + if((IBusCachedPlugin_rsp_issueDetected || IBusCachedPlugin_rsp_iBusRspOutputHalt))begin + IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt = 1'b1; + end + end + + assign _zz_111_ = (! IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt); + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready = (IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready && _zz_111_); + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_valid = (IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid && _zz_111_); + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_payload = IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload; + assign IBusCachedPlugin_iBusRsp_stages_0_output_ready = _zz_112_; + assign _zz_112_ = ((1'b0 && (! _zz_113_)) || IBusCachedPlugin_iBusRsp_stages_1_input_ready); + assign _zz_113_ = _zz_114_; + assign IBusCachedPlugin_iBusRsp_stages_1_input_valid = _zz_113_; + assign IBusCachedPlugin_iBusRsp_stages_1_input_payload = IBusCachedPlugin_fetchPc_pcReg; + assign IBusCachedPlugin_iBusRsp_stages_1_output_ready = ((1'b0 && (! _zz_115_)) || IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready); + assign _zz_115_ = _zz_116_; + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid = _zz_115_; + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload = _zz_117_; + always @ (*) begin + IBusCachedPlugin_iBusRsp_readyForError = 1'b1; + if((! IBusCachedPlugin_pcValids_0))begin + IBusCachedPlugin_iBusRsp_readyForError = 1'b0; + end + end + + assign IBusCachedPlugin_pcValids_0 = IBusCachedPlugin_injector_nextPcCalc_valids_1; + assign IBusCachedPlugin_pcValids_1 = IBusCachedPlugin_injector_nextPcCalc_valids_2; + assign IBusCachedPlugin_pcValids_2 = IBusCachedPlugin_injector_nextPcCalc_valids_3; + assign IBusCachedPlugin_pcValids_3 = IBusCachedPlugin_injector_nextPcCalc_valids_4; + assign IBusCachedPlugin_iBusRsp_decodeInput_ready = (! decode_arbitration_isStuck); + assign decode_arbitration_isValid = (IBusCachedPlugin_iBusRsp_decodeInput_valid && (! IBusCachedPlugin_injector_decodeRemoved)); + assign _zz_100_ = IBusCachedPlugin_iBusRsp_decodeInput_payload_pc; + assign _zz_99_ = IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_inst; + assign _zz_98_ = (decode_PC + (32'b00000000000000000000000000000100)); + assign _zz_118_ = _zz_281_[11]; + always @ (*) begin + _zz_119_[18] = _zz_118_; + _zz_119_[17] = _zz_118_; + _zz_119_[16] = _zz_118_; + _zz_119_[15] = _zz_118_; + _zz_119_[14] = _zz_118_; + _zz_119_[13] = _zz_118_; + _zz_119_[12] = _zz_118_; + _zz_119_[11] = _zz_118_; + _zz_119_[10] = _zz_118_; + _zz_119_[9] = _zz_118_; + _zz_119_[8] = _zz_118_; + _zz_119_[7] = _zz_118_; + _zz_119_[6] = _zz_118_; + _zz_119_[5] = _zz_118_; + _zz_119_[4] = _zz_118_; + _zz_119_[3] = _zz_118_; + _zz_119_[2] = _zz_118_; + _zz_119_[1] = _zz_118_; + _zz_119_[0] = _zz_118_; + end + + always @ (*) begin + IBusCachedPlugin_decodePrediction_cmd_hadBranch = ((decode_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_JAL) || ((decode_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_B) && _zz_282_[31])); + if(_zz_124_)begin + IBusCachedPlugin_decodePrediction_cmd_hadBranch = 1'b0; + end + end + + assign _zz_120_ = _zz_283_[19]; + always @ (*) begin + _zz_121_[10] = _zz_120_; + _zz_121_[9] = _zz_120_; + _zz_121_[8] = _zz_120_; + _zz_121_[7] = _zz_120_; + _zz_121_[6] = _zz_120_; + _zz_121_[5] = _zz_120_; + _zz_121_[4] = _zz_120_; + _zz_121_[3] = _zz_120_; + _zz_121_[2] = _zz_120_; + _zz_121_[1] = _zz_120_; + _zz_121_[0] = _zz_120_; + end + + assign _zz_122_ = _zz_284_[11]; + always @ (*) begin + _zz_123_[18] = _zz_122_; + _zz_123_[17] = _zz_122_; + _zz_123_[16] = _zz_122_; + _zz_123_[15] = _zz_122_; + _zz_123_[14] = _zz_122_; + _zz_123_[13] = _zz_122_; + _zz_123_[12] = _zz_122_; + _zz_123_[11] = _zz_122_; + _zz_123_[10] = _zz_122_; + _zz_123_[9] = _zz_122_; + _zz_123_[8] = _zz_122_; + _zz_123_[7] = _zz_122_; + _zz_123_[6] = _zz_122_; + _zz_123_[5] = _zz_122_; + _zz_123_[4] = _zz_122_; + _zz_123_[3] = _zz_122_; + _zz_123_[2] = _zz_122_; + _zz_123_[1] = _zz_122_; + _zz_123_[0] = _zz_122_; + end + + always @ (*) begin + case(decode_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JAL : begin + _zz_124_ = _zz_285_[1]; + end + default : begin + _zz_124_ = _zz_286_[1]; + end + endcase + end + + assign IBusCachedPlugin_predictionJumpInterface_valid = (IBusCachedPlugin_decodePrediction_cmd_hadBranch && decode_arbitration_isFiring); + assign _zz_125_ = _zz_287_[19]; + always @ (*) begin + _zz_126_[10] = _zz_125_; + _zz_126_[9] = _zz_125_; + _zz_126_[8] = _zz_125_; + _zz_126_[7] = _zz_125_; + _zz_126_[6] = _zz_125_; + _zz_126_[5] = _zz_125_; + _zz_126_[4] = _zz_125_; + _zz_126_[3] = _zz_125_; + _zz_126_[2] = _zz_125_; + _zz_126_[1] = _zz_125_; + _zz_126_[0] = _zz_125_; + end + + assign _zz_127_ = _zz_288_[11]; + always @ (*) begin + _zz_128_[18] = _zz_127_; + _zz_128_[17] = _zz_127_; + _zz_128_[16] = _zz_127_; + _zz_128_[15] = _zz_127_; + _zz_128_[14] = _zz_127_; + _zz_128_[13] = _zz_127_; + _zz_128_[12] = _zz_127_; + _zz_128_[11] = _zz_127_; + _zz_128_[10] = _zz_127_; + _zz_128_[9] = _zz_127_; + _zz_128_[8] = _zz_127_; + _zz_128_[7] = _zz_127_; + _zz_128_[6] = _zz_127_; + _zz_128_[5] = _zz_127_; + _zz_128_[4] = _zz_127_; + _zz_128_[3] = _zz_127_; + _zz_128_[2] = _zz_127_; + _zz_128_[1] = _zz_127_; + _zz_128_[0] = _zz_127_; + end + + assign IBusCachedPlugin_pcs_4 = (decode_PC + ((decode_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_JAL) ? {{_zz_126_,{{{_zz_373_,decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}},1'b0} : {{_zz_128_,{{{_zz_374_,_zz_375_},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0})); + assign iBus_cmd_valid = IBusCachedPlugin_cache_io_mem_cmd_valid; + always @ (*) begin + iBus_cmd_payload_address = IBusCachedPlugin_cache_io_mem_cmd_payload_address; + iBus_cmd_payload_address = IBusCachedPlugin_cache_io_mem_cmd_payload_address; + end + + assign iBus_cmd_payload_size = IBusCachedPlugin_cache_io_mem_cmd_payload_size; + assign IBusCachedPlugin_s0_tightlyCoupledHit = 1'b0; + assign _zz_222_ = (IBusCachedPlugin_iBusRsp_stages_0_input_valid && (! IBusCachedPlugin_s0_tightlyCoupledHit)); + assign _zz_225_ = (IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt); + assign _zz_226_ = (32'b00000000000000000000000000000000); + assign _zz_223_ = (IBusCachedPlugin_iBusRsp_stages_1_input_valid && (! IBusCachedPlugin_s1_tightlyCoupledHit)); + assign _zz_224_ = (! IBusCachedPlugin_iBusRsp_stages_1_input_ready); + assign _zz_227_ = (IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid && (! IBusCachedPlugin_s2_tightlyCoupledHit)); + assign _zz_228_ = (! IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready); + assign _zz_229_ = (CsrPlugin_privilege == (2'b00)); + assign _zz_94_ = (decode_arbitration_isStuck ? decode_INSTRUCTION : IBusCachedPlugin_cache_io_cpu_fetch_data); + assign IBusCachedPlugin_rsp_iBusRspOutputHalt = 1'b0; + always @ (*) begin + IBusCachedPlugin_rsp_redoFetch = 1'b0; + if(_zz_253_)begin + IBusCachedPlugin_rsp_redoFetch = 1'b1; + end + if(_zz_251_)begin + IBusCachedPlugin_rsp_redoFetch = 1'b1; + end + if((! IBusCachedPlugin_iBusRsp_readyForError))begin + IBusCachedPlugin_rsp_redoFetch = 1'b0; + end + end + + always @ (*) begin + _zz_230_ = (IBusCachedPlugin_rsp_redoFetch && (! IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling)); + if(_zz_251_)begin + _zz_230_ = 1'b1; + end + if((! IBusCachedPlugin_iBusRsp_readyForError))begin + _zz_230_ = 1'b0; + end + end + + always @ (*) begin + IBusCachedPlugin_decodeExceptionPort_valid = 1'b0; + if(_zz_252_)begin + IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError; + end + if(_zz_250_)begin + IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError; + end + if(IBusCachedPlugin_fetcherHalt)begin + IBusCachedPlugin_decodeExceptionPort_valid = 1'b0; + end + end + + always @ (*) begin + IBusCachedPlugin_decodeExceptionPort_payload_code = (4'bxxxx); + if(_zz_252_)begin + IBusCachedPlugin_decodeExceptionPort_payload_code = (4'b1100); + end + if(_zz_250_)begin + IBusCachedPlugin_decodeExceptionPort_payload_code = (4'b0001); + end + end + + assign IBusCachedPlugin_decodeExceptionPort_payload_badAddr = {IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[31 : 2],(2'b00)}; + assign IBusCachedPlugin_redoBranch_valid = IBusCachedPlugin_rsp_redoFetch; + assign IBusCachedPlugin_redoBranch_payload = IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload; + assign IBusCachedPlugin_iBusRsp_decodeInput_valid = IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_valid; + assign IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready = IBusCachedPlugin_iBusRsp_decodeInput_ready; + assign IBusCachedPlugin_iBusRsp_decodeInput_payload_rsp_inst = IBusCachedPlugin_cache_io_cpu_decode_data; + assign IBusCachedPlugin_iBusRsp_decodeInput_payload_pc = IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_payload; + assign IBusCachedPlugin_mmuBus_cmd_isValid = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid; + assign IBusCachedPlugin_mmuBus_cmd_virtualAddress = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress; + assign IBusCachedPlugin_mmuBus_cmd_bypassTranslation = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_bypassTranslation; + assign IBusCachedPlugin_mmuBus_end = IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_end; + assign _zz_221_ = (decode_arbitration_isValid && decode_FLUSH_ALL); + assign dataCache_1__io_mem_cmd_s2mPipe_valid = (dataCache_1__io_mem_cmd_valid || _zz_129_); + assign _zz_240_ = (! _zz_129_); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_wr = (_zz_129_ ? _zz_130_ : dataCache_1__io_mem_cmd_payload_wr); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_address = (_zz_129_ ? _zz_131_ : dataCache_1__io_mem_cmd_payload_address); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_data = (_zz_129_ ? _zz_132_ : dataCache_1__io_mem_cmd_payload_data); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_mask = (_zz_129_ ? _zz_133_ : dataCache_1__io_mem_cmd_payload_mask); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_length = (_zz_129_ ? _zz_134_ : dataCache_1__io_mem_cmd_payload_length); + assign dataCache_1__io_mem_cmd_s2mPipe_payload_last = (_zz_129_ ? _zz_135_ : dataCache_1__io_mem_cmd_payload_last); + assign dataCache_1__io_mem_cmd_s2mPipe_ready = ((1'b1 && (! dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid)) || dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_ready); + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid = _zz_136_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_wr = _zz_137_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_address = _zz_138_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_data = _zz_139_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_mask = _zz_140_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_length = _zz_141_; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_last = _zz_142_; + assign dBus_cmd_valid = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_valid; + assign dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_ready = dBus_cmd_ready; + assign dBus_cmd_payload_wr = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_wr; + assign dBus_cmd_payload_address = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_address; + assign dBus_cmd_payload_data = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_data; + assign dBus_cmd_payload_mask = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_mask; + assign dBus_cmd_payload_length = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_length; + assign dBus_cmd_payload_last = dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_payload_last; + assign execute_DBusCachedPlugin_size = execute_INSTRUCTION[13 : 12]; + assign _zz_231_ = (execute_arbitration_isValid && execute_MEMORY_ENABLE); + assign _zz_232_ = execute_SRC_ADD; + always @ (*) begin + case(execute_DBusCachedPlugin_size) + 2'b00 : begin + _zz_143_ = {{{execute_RS2[7 : 0],execute_RS2[7 : 0]},execute_RS2[7 : 0]},execute_RS2[7 : 0]}; + end + 2'b01 : begin + _zz_143_ = {execute_RS2[15 : 0],execute_RS2[15 : 0]}; + end + default : begin + _zz_143_ = execute_RS2[31 : 0]; + end + endcase + end + + assign _zz_239_ = (execute_arbitration_isValid && execute_MEMORY_MANAGMENT); + assign _zz_90_ = _zz_232_[1 : 0]; + assign _zz_233_ = (memory_arbitration_isValid && memory_MEMORY_ENABLE); + assign _zz_234_ = memory_REGFILE_WRITE_DATA; + assign DBusCachedPlugin_mmuBus_cmd_isValid = dataCache_1__io_cpu_memory_mmuBus_cmd_isValid; + assign DBusCachedPlugin_mmuBus_cmd_virtualAddress = dataCache_1__io_cpu_memory_mmuBus_cmd_virtualAddress; + assign DBusCachedPlugin_mmuBus_cmd_bypassTranslation = dataCache_1__io_cpu_memory_mmuBus_cmd_bypassTranslation; + always @ (*) begin + _zz_235_ = DBusCachedPlugin_mmuBus_rsp_isIoAccess; + if((1'b0 && (! dataCache_1__io_cpu_memory_isWrite)))begin + _zz_235_ = 1'b1; + end + end + + assign DBusCachedPlugin_mmuBus_end = dataCache_1__io_cpu_memory_mmuBus_end; + assign _zz_236_ = (writeBack_arbitration_isValid && writeBack_MEMORY_ENABLE); + assign _zz_237_ = (CsrPlugin_privilege == (2'b00)); + assign _zz_238_ = writeBack_REGFILE_WRITE_DATA; + always @ (*) begin + DBusCachedPlugin_redoBranch_valid = 1'b0; + if(_zz_260_)begin + if(dataCache_1__io_cpu_redo)begin + DBusCachedPlugin_redoBranch_valid = 1'b1; + end + end + end + + assign DBusCachedPlugin_redoBranch_payload = writeBack_PC; + always @ (*) begin + DBusCachedPlugin_exceptionBus_valid = 1'b0; + if(_zz_260_)begin + if(dataCache_1__io_cpu_writeBack_accessError)begin + DBusCachedPlugin_exceptionBus_valid = 1'b1; + end + if(dataCache_1__io_cpu_writeBack_unalignedAccess)begin + DBusCachedPlugin_exceptionBus_valid = 1'b1; + end + if(dataCache_1__io_cpu_writeBack_mmuException)begin + DBusCachedPlugin_exceptionBus_valid = 1'b1; + end + if(dataCache_1__io_cpu_redo)begin + DBusCachedPlugin_exceptionBus_valid = 1'b0; + end + end + end + + assign DBusCachedPlugin_exceptionBus_payload_badAddr = writeBack_REGFILE_WRITE_DATA; + always @ (*) begin + DBusCachedPlugin_exceptionBus_payload_code = (4'bxxxx); + if(_zz_260_)begin + if(dataCache_1__io_cpu_writeBack_accessError)begin + DBusCachedPlugin_exceptionBus_payload_code = {1'd0, _zz_289_}; + end + if(dataCache_1__io_cpu_writeBack_unalignedAccess)begin + DBusCachedPlugin_exceptionBus_payload_code = {1'd0, _zz_290_}; + end + if(dataCache_1__io_cpu_writeBack_mmuException)begin + DBusCachedPlugin_exceptionBus_payload_code = (writeBack_MEMORY_WR ? (4'b1111) : (4'b1101)); + end + end + end + + always @ (*) begin + writeBack_DBusCachedPlugin_rspShifted = dataCache_1__io_cpu_writeBack_data; + case(writeBack_MEMORY_ADDRESS_LOW) + 2'b01 : begin + writeBack_DBusCachedPlugin_rspShifted[7 : 0] = dataCache_1__io_cpu_writeBack_data[15 : 8]; + end + 2'b10 : begin + writeBack_DBusCachedPlugin_rspShifted[15 : 0] = dataCache_1__io_cpu_writeBack_data[31 : 16]; + end + 2'b11 : begin + writeBack_DBusCachedPlugin_rspShifted[7 : 0] = dataCache_1__io_cpu_writeBack_data[31 : 24]; + end + default : begin + end + endcase + end + + assign _zz_144_ = (writeBack_DBusCachedPlugin_rspShifted[7] && (! writeBack_INSTRUCTION[14])); + always @ (*) begin + _zz_145_[31] = _zz_144_; + _zz_145_[30] = _zz_144_; + _zz_145_[29] = _zz_144_; + _zz_145_[28] = _zz_144_; + _zz_145_[27] = _zz_144_; + _zz_145_[26] = _zz_144_; + _zz_145_[25] = _zz_144_; + _zz_145_[24] = _zz_144_; + _zz_145_[23] = _zz_144_; + _zz_145_[22] = _zz_144_; + _zz_145_[21] = _zz_144_; + _zz_145_[20] = _zz_144_; + _zz_145_[19] = _zz_144_; + _zz_145_[18] = _zz_144_; + _zz_145_[17] = _zz_144_; + _zz_145_[16] = _zz_144_; + _zz_145_[15] = _zz_144_; + _zz_145_[14] = _zz_144_; + _zz_145_[13] = _zz_144_; + _zz_145_[12] = _zz_144_; + _zz_145_[11] = _zz_144_; + _zz_145_[10] = _zz_144_; + _zz_145_[9] = _zz_144_; + _zz_145_[8] = _zz_144_; + _zz_145_[7 : 0] = writeBack_DBusCachedPlugin_rspShifted[7 : 0]; + end + + assign _zz_146_ = (writeBack_DBusCachedPlugin_rspShifted[15] && (! writeBack_INSTRUCTION[14])); + always @ (*) begin + _zz_147_[31] = _zz_146_; + _zz_147_[30] = _zz_146_; + _zz_147_[29] = _zz_146_; + _zz_147_[28] = _zz_146_; + _zz_147_[27] = _zz_146_; + _zz_147_[26] = _zz_146_; + _zz_147_[25] = _zz_146_; + _zz_147_[24] = _zz_146_; + _zz_147_[23] = _zz_146_; + _zz_147_[22] = _zz_146_; + _zz_147_[21] = _zz_146_; + _zz_147_[20] = _zz_146_; + _zz_147_[19] = _zz_146_; + _zz_147_[18] = _zz_146_; + _zz_147_[17] = _zz_146_; + _zz_147_[16] = _zz_146_; + _zz_147_[15 : 0] = writeBack_DBusCachedPlugin_rspShifted[15 : 0]; + end + + always @ (*) begin + case(_zz_275_) + 2'b00 : begin + writeBack_DBusCachedPlugin_rspFormated = _zz_145_; + end + 2'b01 : begin + writeBack_DBusCachedPlugin_rspFormated = _zz_147_; + end + default : begin + writeBack_DBusCachedPlugin_rspFormated = writeBack_DBusCachedPlugin_rspShifted; + end + endcase + end + + assign IBusCachedPlugin_mmuBus_rsp_physicalAddress = IBusCachedPlugin_mmuBus_cmd_virtualAddress; + assign IBusCachedPlugin_mmuBus_rsp_allowRead = 1'b1; + assign IBusCachedPlugin_mmuBus_rsp_allowWrite = 1'b1; + assign IBusCachedPlugin_mmuBus_rsp_allowExecute = 1'b1; + assign IBusCachedPlugin_mmuBus_rsp_isIoAccess = IBusCachedPlugin_mmuBus_rsp_physicalAddress[31]; + assign IBusCachedPlugin_mmuBus_rsp_exception = 1'b0; + assign IBusCachedPlugin_mmuBus_rsp_refilling = 1'b0; + assign IBusCachedPlugin_mmuBus_busy = 1'b0; + assign DBusCachedPlugin_mmuBus_rsp_physicalAddress = DBusCachedPlugin_mmuBus_cmd_virtualAddress; + assign DBusCachedPlugin_mmuBus_rsp_allowRead = 1'b1; + assign DBusCachedPlugin_mmuBus_rsp_allowWrite = 1'b1; + assign DBusCachedPlugin_mmuBus_rsp_allowExecute = 1'b1; + assign DBusCachedPlugin_mmuBus_rsp_isIoAccess = DBusCachedPlugin_mmuBus_rsp_physicalAddress[31]; + assign DBusCachedPlugin_mmuBus_rsp_exception = 1'b0; + assign DBusCachedPlugin_mmuBus_rsp_refilling = 1'b0; + assign DBusCachedPlugin_mmuBus_busy = 1'b0; + assign _zz_149_ = ((decode_INSTRUCTION & (32'b00000000000000000000000000000100)) == (32'b00000000000000000000000000000100)); + assign _zz_150_ = ((decode_INSTRUCTION & (32'b00000000000000000100000001010000)) == (32'b00000000000000000100000001010000)); + assign _zz_151_ = ((decode_INSTRUCTION & (32'b00000000000000000001000000000000)) == (32'b00000000000000000000000000000000)); + assign _zz_152_ = ((decode_INSTRUCTION & (32'b00000000000000000000000001001000)) == (32'b00000000000000000000000001001000)); + assign _zz_148_ = {({(_zz_376_ == _zz_377_),{_zz_378_,{_zz_379_,_zz_380_}}} != (4'b0000)),{((_zz_381_ == _zz_382_) != (1'b0)),{({_zz_383_,_zz_384_} != (3'b000)),{(_zz_385_ != _zz_386_),{_zz_387_,{_zz_388_,_zz_389_}}}}}}; + assign _zz_88_ = ({((decode_INSTRUCTION & (32'b00000000000000000000000001011111)) == (32'b00000000000000000000000000010111)),{((decode_INSTRUCTION & (32'b00000000000000000000000001111111)) == (32'b00000000000000000000000001101111)),{((decode_INSTRUCTION & (32'b00000000000000000001000001101111)) == (32'b00000000000000000000000000000011)),{((decode_INSTRUCTION & _zz_528_) == (32'b00000000000000000001000001110011)),{(_zz_529_ == _zz_530_),{_zz_531_,{_zz_532_,_zz_533_}}}}}}} != (19'b0000000000000000000)); + assign _zz_153_ = _zz_148_[1 : 0]; + assign _zz_87_ = _zz_153_; + assign _zz_86_ = _zz_291_[0]; + assign _zz_85_ = _zz_292_[0]; + assign _zz_84_ = _zz_293_[0]; + assign _zz_154_ = _zz_148_[7 : 6]; + assign _zz_83_ = _zz_154_; + assign _zz_155_ = _zz_148_[8 : 8]; + assign _zz_82_ = _zz_155_; + assign _zz_156_ = _zz_148_[10 : 9]; + assign _zz_81_ = _zz_156_; + assign _zz_80_ = _zz_294_[0]; + assign _zz_79_ = _zz_295_[0]; + assign _zz_78_ = _zz_296_[0]; + assign _zz_77_ = _zz_297_[0]; + assign _zz_76_ = _zz_298_[0]; + assign _zz_75_ = _zz_299_[0]; + assign _zz_157_ = _zz_148_[18 : 17]; + assign _zz_74_ = _zz_157_; + assign _zz_158_ = _zz_148_[20 : 19]; + assign _zz_73_ = _zz_158_; + assign _zz_72_ = _zz_300_[0]; + assign _zz_71_ = _zz_301_[0]; + assign _zz_70_ = _zz_302_[0]; + assign _zz_69_ = _zz_303_[0]; + assign _zz_159_ = _zz_148_[26 : 25]; + assign _zz_68_ = _zz_159_; + assign _zz_67_ = _zz_304_[0]; + assign _zz_66_ = _zz_305_[0]; + assign _zz_65_ = _zz_306_[0]; + assign _zz_64_ = _zz_307_[0]; + assign decodeExceptionPort_valid = ((decode_arbitration_isValid && decode_INSTRUCTION_READY) && (! decode_LEGAL_INSTRUCTION)); + assign decodeExceptionPort_payload_code = (4'b0010); + assign decodeExceptionPort_payload_badAddr = decode_INSTRUCTION; + assign decode_RegFilePlugin_regFileReadAddress1 = decode_INSTRUCTION_ANTICIPATED[19 : 15]; + assign decode_RegFilePlugin_regFileReadAddress2 = decode_INSTRUCTION_ANTICIPATED[24 : 20]; + assign decode_RegFilePlugin_rs1Data = _zz_241_; + assign decode_RegFilePlugin_rs2Data = _zz_242_; + assign _zz_63_ = decode_RegFilePlugin_rs1Data; + assign _zz_62_ = decode_RegFilePlugin_rs2Data; + always @ (*) begin + lastStageRegFileWrite_valid = (_zz_60_ && writeBack_arbitration_isFiring); + if(_zz_160_)begin + lastStageRegFileWrite_valid = 1'b1; + end + end + + assign lastStageRegFileWrite_payload_address = _zz_59_[11 : 7]; + assign lastStageRegFileWrite_payload_data = _zz_89_; + always @ (*) begin + case(execute_ALU_BITWISE_CTRL) + `AluBitwiseCtrlEnum_defaultEncoding_AND_1 : begin + execute_IntAluPlugin_bitwise = (execute_SRC1 & execute_SRC2); + end + `AluBitwiseCtrlEnum_defaultEncoding_OR_1 : begin + execute_IntAluPlugin_bitwise = (execute_SRC1 | execute_SRC2); + end + default : begin + execute_IntAluPlugin_bitwise = (execute_SRC1 ^ execute_SRC2); + end + endcase + end + + always @ (*) begin + case(execute_ALU_CTRL) + `AluCtrlEnum_defaultEncoding_BITWISE : begin + _zz_161_ = execute_IntAluPlugin_bitwise; + end + `AluCtrlEnum_defaultEncoding_SLT_SLTU : begin + _zz_161_ = {31'd0, _zz_308_}; + end + default : begin + _zz_161_ = execute_SRC_ADD_SUB; + end + endcase + end + + assign _zz_57_ = _zz_161_; + assign _zz_55_ = (decode_SRC_ADD_ZERO && (! decode_SRC_USE_SUB_LESS)); + always @ (*) begin + case(execute_SRC1_CTRL) + `Src1CtrlEnum_defaultEncoding_RS : begin + _zz_162_ = execute_RS1; + end + `Src1CtrlEnum_defaultEncoding_PC_INCREMENT : begin + _zz_162_ = {29'd0, _zz_309_}; + end + `Src1CtrlEnum_defaultEncoding_IMU : begin + _zz_162_ = {execute_INSTRUCTION[31 : 12],(12'b000000000000)}; + end + default : begin + _zz_162_ = {27'd0, _zz_310_}; + end + endcase + end + + assign _zz_54_ = _zz_162_; + assign _zz_163_ = _zz_311_[11]; + always @ (*) begin + _zz_164_[19] = _zz_163_; + _zz_164_[18] = _zz_163_; + _zz_164_[17] = _zz_163_; + _zz_164_[16] = _zz_163_; + _zz_164_[15] = _zz_163_; + _zz_164_[14] = _zz_163_; + _zz_164_[13] = _zz_163_; + _zz_164_[12] = _zz_163_; + _zz_164_[11] = _zz_163_; + _zz_164_[10] = _zz_163_; + _zz_164_[9] = _zz_163_; + _zz_164_[8] = _zz_163_; + _zz_164_[7] = _zz_163_; + _zz_164_[6] = _zz_163_; + _zz_164_[5] = _zz_163_; + _zz_164_[4] = _zz_163_; + _zz_164_[3] = _zz_163_; + _zz_164_[2] = _zz_163_; + _zz_164_[1] = _zz_163_; + _zz_164_[0] = _zz_163_; + end + + assign _zz_165_ = _zz_312_[11]; + always @ (*) begin + _zz_166_[19] = _zz_165_; + _zz_166_[18] = _zz_165_; + _zz_166_[17] = _zz_165_; + _zz_166_[16] = _zz_165_; + _zz_166_[15] = _zz_165_; + _zz_166_[14] = _zz_165_; + _zz_166_[13] = _zz_165_; + _zz_166_[12] = _zz_165_; + _zz_166_[11] = _zz_165_; + _zz_166_[10] = _zz_165_; + _zz_166_[9] = _zz_165_; + _zz_166_[8] = _zz_165_; + _zz_166_[7] = _zz_165_; + _zz_166_[6] = _zz_165_; + _zz_166_[5] = _zz_165_; + _zz_166_[4] = _zz_165_; + _zz_166_[3] = _zz_165_; + _zz_166_[2] = _zz_165_; + _zz_166_[1] = _zz_165_; + _zz_166_[0] = _zz_165_; + end + + always @ (*) begin + case(execute_SRC2_CTRL) + `Src2CtrlEnum_defaultEncoding_RS : begin + _zz_167_ = execute_RS2; + end + `Src2CtrlEnum_defaultEncoding_IMI : begin + _zz_167_ = {_zz_164_,execute_INSTRUCTION[31 : 20]}; + end + `Src2CtrlEnum_defaultEncoding_IMS : begin + _zz_167_ = {_zz_166_,{execute_INSTRUCTION[31 : 25],execute_INSTRUCTION[11 : 7]}}; + end + default : begin + _zz_167_ = _zz_50_; + end + endcase + end + + assign _zz_52_ = _zz_167_; + always @ (*) begin + execute_SrcPlugin_addSub = _zz_313_; + if(execute_SRC2_FORCE_ZERO)begin + execute_SrcPlugin_addSub = execute_SRC1; + end + end + + assign execute_SrcPlugin_less = ((execute_SRC1[31] == execute_SRC2[31]) ? execute_SrcPlugin_addSub[31] : (execute_SRC_LESS_UNSIGNED ? execute_SRC2[31] : execute_SRC1[31])); + assign _zz_49_ = execute_SrcPlugin_addSub; + assign _zz_48_ = execute_SrcPlugin_addSub; + assign _zz_47_ = execute_SrcPlugin_less; + assign execute_FullBarrelShifterPlugin_amplitude = execute_SRC2[4 : 0]; + always @ (*) begin + _zz_168_[0] = execute_SRC1[31]; + _zz_168_[1] = execute_SRC1[30]; + _zz_168_[2] = execute_SRC1[29]; + _zz_168_[3] = execute_SRC1[28]; + _zz_168_[4] = execute_SRC1[27]; + _zz_168_[5] = execute_SRC1[26]; + _zz_168_[6] = execute_SRC1[25]; + _zz_168_[7] = execute_SRC1[24]; + _zz_168_[8] = execute_SRC1[23]; + _zz_168_[9] = execute_SRC1[22]; + _zz_168_[10] = execute_SRC1[21]; + _zz_168_[11] = execute_SRC1[20]; + _zz_168_[12] = execute_SRC1[19]; + _zz_168_[13] = execute_SRC1[18]; + _zz_168_[14] = execute_SRC1[17]; + _zz_168_[15] = execute_SRC1[16]; + _zz_168_[16] = execute_SRC1[15]; + _zz_168_[17] = execute_SRC1[14]; + _zz_168_[18] = execute_SRC1[13]; + _zz_168_[19] = execute_SRC1[12]; + _zz_168_[20] = execute_SRC1[11]; + _zz_168_[21] = execute_SRC1[10]; + _zz_168_[22] = execute_SRC1[9]; + _zz_168_[23] = execute_SRC1[8]; + _zz_168_[24] = execute_SRC1[7]; + _zz_168_[25] = execute_SRC1[6]; + _zz_168_[26] = execute_SRC1[5]; + _zz_168_[27] = execute_SRC1[4]; + _zz_168_[28] = execute_SRC1[3]; + _zz_168_[29] = execute_SRC1[2]; + _zz_168_[30] = execute_SRC1[1]; + _zz_168_[31] = execute_SRC1[0]; + end + + assign execute_FullBarrelShifterPlugin_reversed = ((execute_SHIFT_CTRL == `ShiftCtrlEnum_defaultEncoding_SLL_1) ? _zz_168_ : execute_SRC1); + assign _zz_45_ = _zz_321_; + always @ (*) begin + _zz_169_[0] = memory_SHIFT_RIGHT[31]; + _zz_169_[1] = memory_SHIFT_RIGHT[30]; + _zz_169_[2] = memory_SHIFT_RIGHT[29]; + _zz_169_[3] = memory_SHIFT_RIGHT[28]; + _zz_169_[4] = memory_SHIFT_RIGHT[27]; + _zz_169_[5] = memory_SHIFT_RIGHT[26]; + _zz_169_[6] = memory_SHIFT_RIGHT[25]; + _zz_169_[7] = memory_SHIFT_RIGHT[24]; + _zz_169_[8] = memory_SHIFT_RIGHT[23]; + _zz_169_[9] = memory_SHIFT_RIGHT[22]; + _zz_169_[10] = memory_SHIFT_RIGHT[21]; + _zz_169_[11] = memory_SHIFT_RIGHT[20]; + _zz_169_[12] = memory_SHIFT_RIGHT[19]; + _zz_169_[13] = memory_SHIFT_RIGHT[18]; + _zz_169_[14] = memory_SHIFT_RIGHT[17]; + _zz_169_[15] = memory_SHIFT_RIGHT[16]; + _zz_169_[16] = memory_SHIFT_RIGHT[15]; + _zz_169_[17] = memory_SHIFT_RIGHT[14]; + _zz_169_[18] = memory_SHIFT_RIGHT[13]; + _zz_169_[19] = memory_SHIFT_RIGHT[12]; + _zz_169_[20] = memory_SHIFT_RIGHT[11]; + _zz_169_[21] = memory_SHIFT_RIGHT[10]; + _zz_169_[22] = memory_SHIFT_RIGHT[9]; + _zz_169_[23] = memory_SHIFT_RIGHT[8]; + _zz_169_[24] = memory_SHIFT_RIGHT[7]; + _zz_169_[25] = memory_SHIFT_RIGHT[6]; + _zz_169_[26] = memory_SHIFT_RIGHT[5]; + _zz_169_[27] = memory_SHIFT_RIGHT[4]; + _zz_169_[28] = memory_SHIFT_RIGHT[3]; + _zz_169_[29] = memory_SHIFT_RIGHT[2]; + _zz_169_[30] = memory_SHIFT_RIGHT[1]; + _zz_169_[31] = memory_SHIFT_RIGHT[0]; + end + + always @ (*) begin + _zz_170_ = 1'b0; + if(_zz_261_)begin + if(_zz_262_)begin + if(_zz_176_)begin + _zz_170_ = 1'b1; + end + end + end + if(_zz_263_)begin + if(_zz_264_)begin + if(_zz_178_)begin + _zz_170_ = 1'b1; + end + end + end + if(_zz_265_)begin + if(_zz_266_)begin + if(_zz_180_)begin + _zz_170_ = 1'b1; + end + end + end + if((! decode_RS1_USE))begin + _zz_170_ = 1'b0; + end + end + + always @ (*) begin + _zz_171_ = 1'b0; + if(_zz_261_)begin + if(_zz_262_)begin + if(_zz_177_)begin + _zz_171_ = 1'b1; + end + end + end + if(_zz_263_)begin + if(_zz_264_)begin + if(_zz_179_)begin + _zz_171_ = 1'b1; + end + end + end + if(_zz_265_)begin + if(_zz_266_)begin + if(_zz_181_)begin + _zz_171_ = 1'b1; + end + end + end + if((! decode_RS2_USE))begin + _zz_171_ = 1'b0; + end + end + + assign _zz_172_ = (_zz_60_ && writeBack_arbitration_isFiring); + assign _zz_176_ = (writeBack_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]); + assign _zz_177_ = (writeBack_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]); + assign _zz_178_ = (memory_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]); + assign _zz_179_ = (memory_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]); + assign _zz_180_ = (execute_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]); + assign _zz_181_ = (execute_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]); + assign _zz_41_ = IBusCachedPlugin_decodePrediction_cmd_hadBranch; + assign execute_BranchPlugin_eq = (execute_SRC1 == execute_SRC2); + assign _zz_182_ = execute_INSTRUCTION[14 : 12]; + always @ (*) begin + if((_zz_182_ == (3'b000))) begin + _zz_183_ = execute_BranchPlugin_eq; + end else if((_zz_182_ == (3'b001))) begin + _zz_183_ = (! execute_BranchPlugin_eq); + end else if((((_zz_182_ & (3'b101)) == (3'b101)))) begin + _zz_183_ = (! execute_SRC_LESS); + end else begin + _zz_183_ = execute_SRC_LESS; + end + end + + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_INC : begin + _zz_184_ = 1'b0; + end + `BranchCtrlEnum_defaultEncoding_JAL : begin + _zz_184_ = 1'b1; + end + `BranchCtrlEnum_defaultEncoding_JALR : begin + _zz_184_ = 1'b1; + end + default : begin + _zz_184_ = _zz_183_; + end + endcase + end + + assign _zz_40_ = _zz_184_; + assign _zz_185_ = _zz_323_[11]; + always @ (*) begin + _zz_186_[19] = _zz_185_; + _zz_186_[18] = _zz_185_; + _zz_186_[17] = _zz_185_; + _zz_186_[16] = _zz_185_; + _zz_186_[15] = _zz_185_; + _zz_186_[14] = _zz_185_; + _zz_186_[13] = _zz_185_; + _zz_186_[12] = _zz_185_; + _zz_186_[11] = _zz_185_; + _zz_186_[10] = _zz_185_; + _zz_186_[9] = _zz_185_; + _zz_186_[8] = _zz_185_; + _zz_186_[7] = _zz_185_; + _zz_186_[6] = _zz_185_; + _zz_186_[5] = _zz_185_; + _zz_186_[4] = _zz_185_; + _zz_186_[3] = _zz_185_; + _zz_186_[2] = _zz_185_; + _zz_186_[1] = _zz_185_; + _zz_186_[0] = _zz_185_; + end + + assign _zz_187_ = _zz_324_[19]; + always @ (*) begin + _zz_188_[10] = _zz_187_; + _zz_188_[9] = _zz_187_; + _zz_188_[8] = _zz_187_; + _zz_188_[7] = _zz_187_; + _zz_188_[6] = _zz_187_; + _zz_188_[5] = _zz_187_; + _zz_188_[4] = _zz_187_; + _zz_188_[3] = _zz_187_; + _zz_188_[2] = _zz_187_; + _zz_188_[1] = _zz_187_; + _zz_188_[0] = _zz_187_; + end + + assign _zz_189_ = _zz_325_[11]; + always @ (*) begin + _zz_190_[18] = _zz_189_; + _zz_190_[17] = _zz_189_; + _zz_190_[16] = _zz_189_; + _zz_190_[15] = _zz_189_; + _zz_190_[14] = _zz_189_; + _zz_190_[13] = _zz_189_; + _zz_190_[12] = _zz_189_; + _zz_190_[11] = _zz_189_; + _zz_190_[10] = _zz_189_; + _zz_190_[9] = _zz_189_; + _zz_190_[8] = _zz_189_; + _zz_190_[7] = _zz_189_; + _zz_190_[6] = _zz_189_; + _zz_190_[5] = _zz_189_; + _zz_190_[4] = _zz_189_; + _zz_190_[3] = _zz_189_; + _zz_190_[2] = _zz_189_; + _zz_190_[1] = _zz_189_; + _zz_190_[0] = _zz_189_; + end + + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JALR : begin + _zz_191_ = (_zz_326_[1] ^ execute_RS1[1]); + end + `BranchCtrlEnum_defaultEncoding_JAL : begin + _zz_191_ = _zz_327_[1]; + end + default : begin + _zz_191_ = _zz_328_[1]; + end + endcase + end + + assign execute_BranchPlugin_missAlignedTarget = (execute_BRANCH_COND_RESULT && _zz_191_); + assign _zz_38_ = ((execute_PREDICTION_HAD_BRANCHED2 != execute_BRANCH_COND_RESULT) || execute_BranchPlugin_missAlignedTarget); + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JALR : begin + execute_BranchPlugin_branch_src1 = execute_RS1; + end + default : begin + execute_BranchPlugin_branch_src1 = execute_PC; + end + endcase + end + + assign _zz_192_ = _zz_329_[11]; + always @ (*) begin + _zz_193_[19] = _zz_192_; + _zz_193_[18] = _zz_192_; + _zz_193_[17] = _zz_192_; + _zz_193_[16] = _zz_192_; + _zz_193_[15] = _zz_192_; + _zz_193_[14] = _zz_192_; + _zz_193_[13] = _zz_192_; + _zz_193_[12] = _zz_192_; + _zz_193_[11] = _zz_192_; + _zz_193_[10] = _zz_192_; + _zz_193_[9] = _zz_192_; + _zz_193_[8] = _zz_192_; + _zz_193_[7] = _zz_192_; + _zz_193_[6] = _zz_192_; + _zz_193_[5] = _zz_192_; + _zz_193_[4] = _zz_192_; + _zz_193_[3] = _zz_192_; + _zz_193_[2] = _zz_192_; + _zz_193_[1] = _zz_192_; + _zz_193_[0] = _zz_192_; + end + + always @ (*) begin + case(execute_BRANCH_CTRL) + `BranchCtrlEnum_defaultEncoding_JALR : begin + execute_BranchPlugin_branch_src2 = {_zz_193_,execute_INSTRUCTION[31 : 20]}; + end + default : begin + execute_BranchPlugin_branch_src2 = ((execute_BRANCH_CTRL == `BranchCtrlEnum_defaultEncoding_JAL) ? {{_zz_195_,{{{_zz_545_,execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}},1'b0} : {{_zz_197_,{{{_zz_546_,_zz_547_},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}},1'b0}); + if(execute_PREDICTION_HAD_BRANCHED2)begin + execute_BranchPlugin_branch_src2 = {29'd0, _zz_332_}; + end + end + endcase + end + + assign _zz_194_ = _zz_330_[19]; + always @ (*) begin + _zz_195_[10] = _zz_194_; + _zz_195_[9] = _zz_194_; + _zz_195_[8] = _zz_194_; + _zz_195_[7] = _zz_194_; + _zz_195_[6] = _zz_194_; + _zz_195_[5] = _zz_194_; + _zz_195_[4] = _zz_194_; + _zz_195_[3] = _zz_194_; + _zz_195_[2] = _zz_194_; + _zz_195_[1] = _zz_194_; + _zz_195_[0] = _zz_194_; + end + + assign _zz_196_ = _zz_331_[11]; + always @ (*) begin + _zz_197_[18] = _zz_196_; + _zz_197_[17] = _zz_196_; + _zz_197_[16] = _zz_196_; + _zz_197_[15] = _zz_196_; + _zz_197_[14] = _zz_196_; + _zz_197_[13] = _zz_196_; + _zz_197_[12] = _zz_196_; + _zz_197_[11] = _zz_196_; + _zz_197_[10] = _zz_196_; + _zz_197_[9] = _zz_196_; + _zz_197_[8] = _zz_196_; + _zz_197_[7] = _zz_196_; + _zz_197_[6] = _zz_196_; + _zz_197_[5] = _zz_196_; + _zz_197_[4] = _zz_196_; + _zz_197_[3] = _zz_196_; + _zz_197_[2] = _zz_196_; + _zz_197_[1] = _zz_196_; + _zz_197_[0] = _zz_196_; + end + + assign execute_BranchPlugin_branchAdder = (execute_BranchPlugin_branch_src1 + execute_BranchPlugin_branch_src2); + assign _zz_37_ = {execute_BranchPlugin_branchAdder[31 : 1],(1'b0)}; + assign BranchPlugin_jumpInterface_valid = ((memory_arbitration_isValid && (! memory_arbitration_isStuckByOthers)) && memory_BRANCH_DO); + assign BranchPlugin_jumpInterface_payload = memory_BRANCH_CALC; + assign BranchPlugin_branchExceptionPort_valid = (memory_arbitration_isValid && (memory_BRANCH_DO && memory_BRANCH_CALC[1])); + assign BranchPlugin_branchExceptionPort_payload_code = (4'b0000); + assign BranchPlugin_branchExceptionPort_payload_badAddr = memory_BRANCH_CALC; + assign IBusCachedPlugin_decodePrediction_rsp_wasWrong = BranchPlugin_jumpInterface_valid; + always @ (*) begin + CsrPlugin_privilege = (2'b11); + if(CsrPlugin_forceMachineWire)begin + CsrPlugin_privilege = (2'b11); + end + end + + assign CsrPlugin_misa_base = (2'b01); + assign CsrPlugin_misa_extensions = (26'b00000000000000000001000010); + assign _zz_198_ = (CsrPlugin_mip_MTIP && CsrPlugin_mie_MTIE); + assign _zz_199_ = (CsrPlugin_mip_MSIP && CsrPlugin_mie_MSIE); + assign _zz_200_ = (CsrPlugin_mip_MEIP && CsrPlugin_mie_MEIE); + assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped = (2'b11); + assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege = ((CsrPlugin_privilege < CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped) ? CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped : CsrPlugin_privilege); + assign _zz_201_ = {decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid}; + assign _zz_202_ = _zz_333_[0]; + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_decode = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode; + if(_zz_254_)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b1; + end + if(decode_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b0; + end + end + + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_execute = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute; + if(execute_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_execute = 1'b0; + end + end + + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_memory = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory; + if(BranchPlugin_branchExceptionPort_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b1; + end + if(memory_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b0; + end + end + + always @ (*) begin + CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack; + if(DBusCachedPlugin_exceptionBus_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = 1'b1; + end + if(writeBack_arbitration_isFlushed)begin + CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = 1'b0; + end + end + + assign CsrPlugin_exceptionPendings_0 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode; + assign CsrPlugin_exceptionPendings_1 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute; + assign CsrPlugin_exceptionPendings_2 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory; + assign CsrPlugin_exceptionPendings_3 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack; + assign CsrPlugin_exception = (CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack && CsrPlugin_allowException); + assign CsrPlugin_lastStageWasWfi = 1'b0; + always @ (*) begin + CsrPlugin_pipelineLiberator_done = ((! ({writeBack_arbitration_isValid,{memory_arbitration_isValid,execute_arbitration_isValid}} != (3'b000))) && IBusCachedPlugin_pcValids_3); + if(({CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute}} != (3'b000)))begin + CsrPlugin_pipelineLiberator_done = 1'b0; + end + if(CsrPlugin_hadException)begin + CsrPlugin_pipelineLiberator_done = 1'b0; + end + end + + assign CsrPlugin_interruptJump = ((CsrPlugin_interrupt_valid && CsrPlugin_pipelineLiberator_done) && CsrPlugin_allowInterrupts); + always @ (*) begin + CsrPlugin_targetPrivilege = CsrPlugin_interrupt_targetPrivilege; + if(CsrPlugin_hadException)begin + CsrPlugin_targetPrivilege = CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege; + end + end + + always @ (*) begin + CsrPlugin_trapCause = CsrPlugin_interrupt_code; + if(CsrPlugin_hadException)begin + CsrPlugin_trapCause = CsrPlugin_exceptionPortCtrl_exceptionContext_code; + end + end + + always @ (*) begin + CsrPlugin_xtvec_mode = (2'bxx); + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_xtvec_mode = CsrPlugin_mtvec_mode; + end + default : begin + end + endcase + end + + always @ (*) begin + CsrPlugin_xtvec_base = (30'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_xtvec_base = CsrPlugin_mtvec_base; + end + default : begin + end + endcase + end + + assign contextSwitching = CsrPlugin_jumpInterface_valid; + assign _zz_35_ = (! (((decode_INSTRUCTION[14 : 13] == (2'b01)) && (decode_INSTRUCTION[19 : 15] == (5'b00000))) || ((decode_INSTRUCTION[14 : 13] == (2'b11)) && (decode_INSTRUCTION[19 : 15] == (5'b00000))))); + assign _zz_34_ = (decode_INSTRUCTION[13 : 7] != (7'b0100000)); + assign execute_CsrPlugin_inWfi = 1'b0; + assign execute_CsrPlugin_blockedBySideEffects = ({writeBack_arbitration_isValid,memory_arbitration_isValid} != (2'b00)); + always @ (*) begin + execute_CsrPlugin_illegalAccess = 1'b1; + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001100000000 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001101000001 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001100000101 : begin + if(execute_CSR_WRITE_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b001101000100 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b110011000000 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b001101000011 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b111111000000 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + 12'b001100000100 : begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + 12'b001101000010 : begin + if(execute_CSR_READ_OPCODE)begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + default : begin + end + endcase + if((CsrPlugin_privilege < execute_CsrPlugin_csrAddress[9 : 8]))begin + execute_CsrPlugin_illegalAccess = 1'b1; + end + if(((! execute_arbitration_isValid) || (! execute_IS_CSR)))begin + execute_CsrPlugin_illegalAccess = 1'b0; + end + end + + always @ (*) begin + execute_CsrPlugin_illegalInstruction = 1'b0; + if((execute_arbitration_isValid && (execute_ENV_CTRL == `EnvCtrlEnum_defaultEncoding_XRET)))begin + if((CsrPlugin_privilege < execute_INSTRUCTION[29 : 28]))begin + execute_CsrPlugin_illegalInstruction = 1'b1; + end + end + end + + always @ (*) begin + execute_CsrPlugin_readData = (32'b00000000000000000000000000000000); + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + execute_CsrPlugin_readData[31 : 0] = _zz_210_; + end + 12'b001100000000 : begin + execute_CsrPlugin_readData[12 : 11] = CsrPlugin_mstatus_MPP; + execute_CsrPlugin_readData[7 : 7] = CsrPlugin_mstatus_MPIE; + execute_CsrPlugin_readData[3 : 3] = CsrPlugin_mstatus_MIE; + end + 12'b001101000001 : begin + execute_CsrPlugin_readData[31 : 0] = CsrPlugin_mepc; + end + 12'b001100000101 : begin + end + 12'b001101000100 : begin + execute_CsrPlugin_readData[11 : 11] = CsrPlugin_mip_MEIP; + execute_CsrPlugin_readData[7 : 7] = CsrPlugin_mip_MTIP; + execute_CsrPlugin_readData[3 : 3] = CsrPlugin_mip_MSIP; + end + 12'b110011000000 : begin + execute_CsrPlugin_readData[12 : 0] = (13'b1000000000000); + execute_CsrPlugin_readData[25 : 20] = (6'b100000); + end + 12'b001101000011 : begin + execute_CsrPlugin_readData[31 : 0] = CsrPlugin_mtval; + end + 12'b111111000000 : begin + execute_CsrPlugin_readData[31 : 0] = _zz_211_; + end + 12'b001100000100 : begin + execute_CsrPlugin_readData[11 : 11] = CsrPlugin_mie_MEIE; + execute_CsrPlugin_readData[7 : 7] = CsrPlugin_mie_MTIE; + execute_CsrPlugin_readData[3 : 3] = CsrPlugin_mie_MSIE; + end + 12'b001101000010 : begin + execute_CsrPlugin_readData[31 : 31] = CsrPlugin_mcause_interrupt; + execute_CsrPlugin_readData[3 : 0] = CsrPlugin_mcause_exceptionCode; + end + default : begin + end + endcase + end + + assign execute_CsrPlugin_writeInstruction = ((execute_arbitration_isValid && execute_IS_CSR) && execute_CSR_WRITE_OPCODE); + assign execute_CsrPlugin_readInstruction = ((execute_arbitration_isValid && execute_IS_CSR) && execute_CSR_READ_OPCODE); + assign execute_CsrPlugin_writeEnable = ((execute_CsrPlugin_writeInstruction && (! execute_CsrPlugin_blockedBySideEffects)) && (! execute_arbitration_isStuckByOthers)); + assign execute_CsrPlugin_readEnable = ((execute_CsrPlugin_readInstruction && (! execute_CsrPlugin_blockedBySideEffects)) && (! execute_arbitration_isStuckByOthers)); + assign execute_CsrPlugin_readToWriteData = execute_CsrPlugin_readData; + always @ (*) begin + case(_zz_276_) + 1'b0 : begin + execute_CsrPlugin_writeData = execute_SRC1; + end + default : begin + execute_CsrPlugin_writeData = (execute_INSTRUCTION[12] ? (execute_CsrPlugin_readToWriteData & (~ execute_SRC1)) : (execute_CsrPlugin_readToWriteData | execute_SRC1)); + end + endcase + end + + assign execute_CsrPlugin_csrAddress = execute_INSTRUCTION[31 : 20]; + assign execute_MulPlugin_a = execute_SRC1; + assign execute_MulPlugin_b = execute_SRC2; + always @ (*) begin + case(_zz_267_) + 2'b01 : begin + execute_MulPlugin_aSigned = 1'b1; + end + 2'b10 : begin + execute_MulPlugin_aSigned = 1'b1; + end + default : begin + execute_MulPlugin_aSigned = 1'b0; + end + endcase + end + + always @ (*) begin + case(_zz_267_) + 2'b01 : begin + execute_MulPlugin_bSigned = 1'b1; + end + 2'b10 : begin + execute_MulPlugin_bSigned = 1'b0; + end + default : begin + execute_MulPlugin_bSigned = 1'b0; + end + endcase + end + + assign execute_MulPlugin_aULow = execute_MulPlugin_a[15 : 0]; + assign execute_MulPlugin_bULow = execute_MulPlugin_b[15 : 0]; + assign execute_MulPlugin_aSLow = {1'b0,execute_MulPlugin_a[15 : 0]}; + assign execute_MulPlugin_bSLow = {1'b0,execute_MulPlugin_b[15 : 0]}; + assign execute_MulPlugin_aHigh = {(execute_MulPlugin_aSigned && execute_MulPlugin_a[31]),execute_MulPlugin_a[31 : 16]}; + assign execute_MulPlugin_bHigh = {(execute_MulPlugin_bSigned && execute_MulPlugin_b[31]),execute_MulPlugin_b[31 : 16]}; + assign _zz_31_ = (execute_MulPlugin_aULow * execute_MulPlugin_bULow); + assign _zz_30_ = ($signed(execute_MulPlugin_aSLow) * $signed(execute_MulPlugin_bHigh)); + assign _zz_29_ = ($signed(execute_MulPlugin_aHigh) * $signed(execute_MulPlugin_bSLow)); + assign _zz_28_ = ($signed(execute_MulPlugin_aHigh) * $signed(execute_MulPlugin_bHigh)); + assign _zz_27_ = ($signed(_zz_335_) + $signed(_zz_343_)); + assign writeBack_MulPlugin_result = ($signed(_zz_344_) + $signed(_zz_345_)); + always @ (*) begin + memory_DivPlugin_div_counter_willIncrement = 1'b0; + if(_zz_249_)begin + if(_zz_255_)begin + memory_DivPlugin_div_counter_willIncrement = 1'b1; + end + end + end + + always @ (*) begin + memory_DivPlugin_div_counter_willClear = 1'b0; + if(_zz_268_)begin + memory_DivPlugin_div_counter_willClear = 1'b1; + end + end + + assign memory_DivPlugin_div_counter_willOverflowIfInc = (memory_DivPlugin_div_counter_value == (6'b100001)); + assign memory_DivPlugin_div_counter_willOverflow = (memory_DivPlugin_div_counter_willOverflowIfInc && memory_DivPlugin_div_counter_willIncrement); + always @ (*) begin + if(memory_DivPlugin_div_counter_willOverflow)begin + memory_DivPlugin_div_counter_valueNext = (6'b000000); + end else begin + memory_DivPlugin_div_counter_valueNext = (memory_DivPlugin_div_counter_value + _zz_349_); + end + if(memory_DivPlugin_div_counter_willClear)begin + memory_DivPlugin_div_counter_valueNext = (6'b000000); + end + end + + assign _zz_203_ = memory_DivPlugin_rs1[31 : 0]; + assign _zz_204_ = {memory_DivPlugin_accumulator[31 : 0],_zz_203_[31]}; + assign _zz_205_ = (_zz_204_ - _zz_350_); + assign _zz_206_ = (memory_INSTRUCTION[13] ? memory_DivPlugin_accumulator[31 : 0] : memory_DivPlugin_rs1[31 : 0]); + assign _zz_207_ = (execute_RS2[31] && execute_IS_RS2_SIGNED); + assign _zz_208_ = (1'b0 || ((execute_IS_DIV && execute_RS1[31]) && execute_IS_RS1_SIGNED)); + always @ (*) begin + _zz_209_[32] = (execute_IS_RS1_SIGNED && execute_RS1[31]); + _zz_209_[31 : 0] = execute_RS1; + end + + assign _zz_211_ = (_zz_210_ & externalInterruptArray_regNext); + assign externalInterrupt = (_zz_211_ != (32'b00000000000000000000000000000000)); + assign _zz_26_ = decode_SHIFT_CTRL; + assign _zz_23_ = execute_SHIFT_CTRL; + assign _zz_24_ = _zz_73_; + assign _zz_46_ = decode_to_execute_SHIFT_CTRL; + assign _zz_44_ = execute_to_memory_SHIFT_CTRL; + assign _zz_21_ = decode_ALU_CTRL; + assign _zz_19_ = _zz_87_; + assign _zz_56_ = decode_to_execute_ALU_CTRL; + assign _zz_18_ = decode_SRC2_CTRL; + assign _zz_16_ = _zz_74_; + assign _zz_51_ = decode_to_execute_SRC2_CTRL; + assign _zz_15_ = decode_BRANCH_CTRL; + assign _zz_95_ = _zz_68_; + assign _zz_39_ = decode_to_execute_BRANCH_CTRL; + assign _zz_13_ = decode_ENV_CTRL; + assign _zz_10_ = execute_ENV_CTRL; + assign _zz_8_ = memory_ENV_CTRL; + assign _zz_11_ = _zz_82_; + assign _zz_33_ = decode_to_execute_ENV_CTRL; + assign _zz_32_ = execute_to_memory_ENV_CTRL; + assign _zz_36_ = memory_to_writeBack_ENV_CTRL; + assign _zz_6_ = decode_ALU_BITWISE_CTRL; + assign _zz_4_ = _zz_81_; + assign _zz_58_ = decode_to_execute_ALU_BITWISE_CTRL; + assign _zz_3_ = decode_SRC1_CTRL; + assign _zz_1_ = _zz_83_; + assign _zz_53_ = decode_to_execute_SRC1_CTRL; + assign decode_arbitration_isFlushed = ({writeBack_arbitration_flushAll,{memory_arbitration_flushAll,{execute_arbitration_flushAll,decode_arbitration_flushAll}}} != (4'b0000)); + assign execute_arbitration_isFlushed = ({writeBack_arbitration_flushAll,{memory_arbitration_flushAll,execute_arbitration_flushAll}} != (3'b000)); + assign memory_arbitration_isFlushed = ({writeBack_arbitration_flushAll,memory_arbitration_flushAll} != (2'b00)); + assign writeBack_arbitration_isFlushed = (writeBack_arbitration_flushAll != (1'b0)); + assign decode_arbitration_isStuckByOthers = (decode_arbitration_haltByOther || (((1'b0 || execute_arbitration_isStuck) || memory_arbitration_isStuck) || writeBack_arbitration_isStuck)); + assign decode_arbitration_isStuck = (decode_arbitration_haltItself || decode_arbitration_isStuckByOthers); + assign decode_arbitration_isMoving = ((! decode_arbitration_isStuck) && (! decode_arbitration_removeIt)); + assign decode_arbitration_isFiring = ((decode_arbitration_isValid && (! decode_arbitration_isStuck)) && (! decode_arbitration_removeIt)); + assign execute_arbitration_isStuckByOthers = (execute_arbitration_haltByOther || ((1'b0 || memory_arbitration_isStuck) || writeBack_arbitration_isStuck)); + assign execute_arbitration_isStuck = (execute_arbitration_haltItself || execute_arbitration_isStuckByOthers); + assign execute_arbitration_isMoving = ((! execute_arbitration_isStuck) && (! execute_arbitration_removeIt)); + assign execute_arbitration_isFiring = ((execute_arbitration_isValid && (! execute_arbitration_isStuck)) && (! execute_arbitration_removeIt)); + assign memory_arbitration_isStuckByOthers = (memory_arbitration_haltByOther || (1'b0 || writeBack_arbitration_isStuck)); + assign memory_arbitration_isStuck = (memory_arbitration_haltItself || memory_arbitration_isStuckByOthers); + assign memory_arbitration_isMoving = ((! memory_arbitration_isStuck) && (! memory_arbitration_removeIt)); + assign memory_arbitration_isFiring = ((memory_arbitration_isValid && (! memory_arbitration_isStuck)) && (! memory_arbitration_removeIt)); + assign writeBack_arbitration_isStuckByOthers = (writeBack_arbitration_haltByOther || 1'b0); + assign writeBack_arbitration_isStuck = (writeBack_arbitration_haltItself || writeBack_arbitration_isStuckByOthers); + assign writeBack_arbitration_isMoving = ((! writeBack_arbitration_isStuck) && (! writeBack_arbitration_removeIt)); + assign writeBack_arbitration_isFiring = ((writeBack_arbitration_isValid && (! writeBack_arbitration_isStuck)) && (! writeBack_arbitration_removeIt)); + assign iBusWishbone_ADR = {_zz_369_,_zz_212_}; + assign iBusWishbone_CTI = ((_zz_212_ == (3'b111)) ? (3'b111) : (3'b010)); + assign iBusWishbone_BTE = (2'b00); + assign iBusWishbone_SEL = (4'b1111); + assign iBusWishbone_WE = 1'b0; + assign iBusWishbone_DAT_MOSI = (32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx); + always @ (*) begin + iBusWishbone_CYC = 1'b0; + if(_zz_269_)begin + iBusWishbone_CYC = 1'b1; + end + end + + always @ (*) begin + iBusWishbone_STB = 1'b0; + if(_zz_269_)begin + iBusWishbone_STB = 1'b1; + end + end + + assign iBus_cmd_ready = (iBus_cmd_valid && iBusWishbone_ACK); + assign iBus_rsp_valid = _zz_213_; + assign iBus_rsp_payload_data = iBusWishbone_DAT_MISO_regNext; + assign iBus_rsp_payload_error = 1'b0; + assign _zz_219_ = (dBus_cmd_payload_length != (3'b000)); + assign _zz_215_ = dBus_cmd_valid; + assign _zz_217_ = dBus_cmd_payload_wr; + assign _zz_218_ = (_zz_214_ == dBus_cmd_payload_length); + assign dBus_cmd_ready = (_zz_216_ && (_zz_217_ || _zz_218_)); + assign dBusWishbone_ADR = ((_zz_219_ ? {{dBus_cmd_payload_address[31 : 5],_zz_214_},(2'b00)} : {dBus_cmd_payload_address[31 : 2],(2'b00)}) >>> 2); + assign dBusWishbone_CTI = (_zz_219_ ? (_zz_218_ ? (3'b111) : (3'b010)) : (3'b000)); + assign dBusWishbone_BTE = (2'b00); + assign dBusWishbone_SEL = (_zz_217_ ? dBus_cmd_payload_mask : (4'b1111)); + assign dBusWishbone_WE = _zz_217_; + assign dBusWishbone_DAT_MOSI = dBus_cmd_payload_data; + assign _zz_216_ = (_zz_215_ && dBusWishbone_ACK); + assign dBusWishbone_CYC = _zz_215_; + assign dBusWishbone_STB = _zz_215_; + assign dBus_rsp_valid = _zz_220_; + assign dBus_rsp_payload_data = dBusWishbone_DAT_MISO_regNext; + assign dBus_rsp_payload_error = 1'b0; + always @ (posedge clk) begin + if(reset) begin + IBusCachedPlugin_fetchPc_pcReg <= externalResetVector; + IBusCachedPlugin_fetchPc_inc <= 1'b0; + _zz_108_ <= 1'b0; + _zz_114_ <= 1'b0; + _zz_116_ <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_0 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= 1'b0; + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= 1'b0; + IBusCachedPlugin_injector_decodeRemoved <= 1'b0; + _zz_129_ <= 1'b0; + _zz_136_ <= 1'b0; + _zz_160_ <= 1'b1; + _zz_173_ <= 1'b0; + CsrPlugin_mstatus_MIE <= 1'b0; + CsrPlugin_mstatus_MPIE <= 1'b0; + CsrPlugin_mstatus_MPP <= (2'b11); + CsrPlugin_mie_MEIE <= 1'b0; + CsrPlugin_mie_MTIE <= 1'b0; + CsrPlugin_mie_MSIE <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= 1'b0; + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= 1'b0; + CsrPlugin_interrupt_valid <= 1'b0; + CsrPlugin_hadException <= 1'b0; + execute_CsrPlugin_wfiWake <= 1'b0; + memory_DivPlugin_div_counter_value <= (6'b000000); + _zz_210_ <= (32'b00000000000000000000000000000000); + execute_arbitration_isValid <= 1'b0; + memory_arbitration_isValid <= 1'b0; + writeBack_arbitration_isValid <= 1'b0; + memory_to_writeBack_REGFILE_WRITE_DATA <= (32'b00000000000000000000000000000000); + memory_to_writeBack_INSTRUCTION <= (32'b00000000000000000000000000000000); + _zz_212_ <= (3'b000); + _zz_213_ <= 1'b0; + _zz_214_ <= (3'b000); + _zz_220_ <= 1'b0; + end else begin + if(IBusCachedPlugin_fetchPc_propagatePc)begin + IBusCachedPlugin_fetchPc_inc <= 1'b0; + end + if(IBusCachedPlugin_jump_pcLoad_valid)begin + IBusCachedPlugin_fetchPc_inc <= 1'b0; + end + if(_zz_259_)begin + IBusCachedPlugin_fetchPc_inc <= 1'b1; + end + if(IBusCachedPlugin_fetchPc_samplePcNext)begin + IBusCachedPlugin_fetchPc_pcReg <= IBusCachedPlugin_fetchPc_pc; + end + _zz_108_ <= 1'b1; + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + _zz_114_ <= 1'b0; + end + if(_zz_112_)begin + _zz_114_ <= IBusCachedPlugin_iBusRsp_stages_0_output_valid; + end + if(IBusCachedPlugin_iBusRsp_stages_1_output_ready)begin + _zz_116_ <= IBusCachedPlugin_iBusRsp_stages_1_output_valid; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + _zz_116_ <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_0 <= 1'b0; + end + if((! (! IBusCachedPlugin_iBusRsp_stages_1_input_ready)))begin + IBusCachedPlugin_injector_nextPcCalc_valids_0 <= 1'b1; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= 1'b0; + end + if((! (! IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready)))begin + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= IBusCachedPlugin_injector_nextPcCalc_valids_0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_1 <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= 1'b0; + end + if((! execute_arbitration_isStuck))begin + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= IBusCachedPlugin_injector_nextPcCalc_valids_1; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_2 <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= 1'b0; + end + if((! memory_arbitration_isStuck))begin + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= IBusCachedPlugin_injector_nextPcCalc_valids_2; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_3 <= 1'b0; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= 1'b0; + end + if((! writeBack_arbitration_isStuck))begin + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= IBusCachedPlugin_injector_nextPcCalc_valids_3; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_nextPcCalc_valids_4 <= 1'b0; + end + if(decode_arbitration_removeIt)begin + IBusCachedPlugin_injector_decodeRemoved <= 1'b1; + end + if((IBusCachedPlugin_jump_pcLoad_valid || IBusCachedPlugin_fetcherflushIt))begin + IBusCachedPlugin_injector_decodeRemoved <= 1'b0; + end + if(dataCache_1__io_mem_cmd_s2mPipe_ready)begin + _zz_129_ <= 1'b0; + end + if(_zz_270_)begin + _zz_129_ <= dataCache_1__io_mem_cmd_valid; + end + if(dataCache_1__io_mem_cmd_s2mPipe_ready)begin + _zz_136_ <= dataCache_1__io_mem_cmd_s2mPipe_valid; + end + _zz_160_ <= 1'b0; + _zz_173_ <= _zz_172_; + if((! decode_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= 1'b0; + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= CsrPlugin_exceptionPortCtrl_exceptionValids_decode; + end + if((! execute_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= (CsrPlugin_exceptionPortCtrl_exceptionValids_decode && (! decode_arbitration_isStuck)); + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= CsrPlugin_exceptionPortCtrl_exceptionValids_execute; + end + if((! memory_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= (CsrPlugin_exceptionPortCtrl_exceptionValids_execute && (! execute_arbitration_isStuck)); + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= CsrPlugin_exceptionPortCtrl_exceptionValids_memory; + end + if((! writeBack_arbitration_isStuck))begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= (CsrPlugin_exceptionPortCtrl_exceptionValids_memory && (! memory_arbitration_isStuck)); + end else begin + CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= 1'b0; + end + CsrPlugin_interrupt_valid <= 1'b0; + if(_zz_271_)begin + if(_zz_272_)begin + CsrPlugin_interrupt_valid <= 1'b1; + end + if(_zz_273_)begin + CsrPlugin_interrupt_valid <= 1'b1; + end + if(_zz_274_)begin + CsrPlugin_interrupt_valid <= 1'b1; + end + end + CsrPlugin_hadException <= CsrPlugin_exception; + if(_zz_256_)begin + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_mstatus_MIE <= 1'b0; + CsrPlugin_mstatus_MPIE <= CsrPlugin_mstatus_MIE; + CsrPlugin_mstatus_MPP <= CsrPlugin_privilege; + end + default : begin + end + endcase + end + if(_zz_257_)begin + case(_zz_258_) + 2'b11 : begin + CsrPlugin_mstatus_MPP <= (2'b00); + CsrPlugin_mstatus_MIE <= CsrPlugin_mstatus_MPIE; + CsrPlugin_mstatus_MPIE <= 1'b1; + end + default : begin + end + endcase + end + execute_CsrPlugin_wfiWake <= ({_zz_200_,{_zz_199_,_zz_198_}} != (3'b000)); + memory_DivPlugin_div_counter_value <= memory_DivPlugin_div_counter_valueNext; + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_REGFILE_WRITE_DATA <= _zz_43_; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_INSTRUCTION <= memory_INSTRUCTION; + end + if(((! execute_arbitration_isStuck) || execute_arbitration_removeIt))begin + execute_arbitration_isValid <= 1'b0; + end + if(((! decode_arbitration_isStuck) && (! decode_arbitration_removeIt)))begin + execute_arbitration_isValid <= decode_arbitration_isValid; + end + if(((! memory_arbitration_isStuck) || memory_arbitration_removeIt))begin + memory_arbitration_isValid <= 1'b0; + end + if(((! execute_arbitration_isStuck) && (! execute_arbitration_removeIt)))begin + memory_arbitration_isValid <= execute_arbitration_isValid; + end + if(((! writeBack_arbitration_isStuck) || writeBack_arbitration_removeIt))begin + writeBack_arbitration_isValid <= 1'b0; + end + if(((! memory_arbitration_isStuck) && (! memory_arbitration_removeIt)))begin + writeBack_arbitration_isValid <= memory_arbitration_isValid; + end + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + if(execute_CsrPlugin_writeEnable)begin + _zz_210_ <= execute_CsrPlugin_writeData[31 : 0]; + end + end + 12'b001100000000 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mstatus_MPP <= execute_CsrPlugin_writeData[12 : 11]; + CsrPlugin_mstatus_MPIE <= _zz_363_[0]; + CsrPlugin_mstatus_MIE <= _zz_364_[0]; + end + end + 12'b001101000001 : begin + end + 12'b001100000101 : begin + end + 12'b001101000100 : begin + end + 12'b110011000000 : begin + end + 12'b001101000011 : begin + end + 12'b111111000000 : begin + end + 12'b001100000100 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mie_MEIE <= _zz_366_[0]; + CsrPlugin_mie_MTIE <= _zz_367_[0]; + CsrPlugin_mie_MSIE <= _zz_368_[0]; + end + end + 12'b001101000010 : begin + end + default : begin + end + endcase + if(_zz_269_)begin + if(iBusWishbone_ACK)begin + _zz_212_ <= (_zz_212_ + (3'b001)); + end + end + _zz_213_ <= (iBusWishbone_CYC && iBusWishbone_ACK); + if((_zz_215_ && _zz_216_))begin + _zz_214_ <= (_zz_214_ + (3'b001)); + if(_zz_218_)begin + _zz_214_ <= (3'b000); + end + end + _zz_220_ <= ((_zz_215_ && (! dBusWishbone_WE)) && dBusWishbone_ACK); + end + end + + always @ (posedge clk) begin + if(IBusCachedPlugin_iBusRsp_stages_1_output_ready)begin + _zz_117_ <= IBusCachedPlugin_iBusRsp_stages_1_output_payload; + end + if(IBusCachedPlugin_iBusRsp_stages_1_input_ready)begin + IBusCachedPlugin_s1_tightlyCoupledHit <= IBusCachedPlugin_s0_tightlyCoupledHit; + end + if(IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready)begin + IBusCachedPlugin_s2_tightlyCoupledHit <= IBusCachedPlugin_s1_tightlyCoupledHit; + end + if(_zz_270_)begin + _zz_130_ <= dataCache_1__io_mem_cmd_payload_wr; + _zz_131_ <= dataCache_1__io_mem_cmd_payload_address; + _zz_132_ <= dataCache_1__io_mem_cmd_payload_data; + _zz_133_ <= dataCache_1__io_mem_cmd_payload_mask; + _zz_134_ <= dataCache_1__io_mem_cmd_payload_length; + _zz_135_ <= dataCache_1__io_mem_cmd_payload_last; + end + if(dataCache_1__io_mem_cmd_s2mPipe_ready)begin + _zz_137_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_wr; + _zz_138_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_address; + _zz_139_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_data; + _zz_140_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_mask; + _zz_141_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_length; + _zz_142_ <= dataCache_1__io_mem_cmd_s2mPipe_payload_last; + end + if(_zz_172_)begin + _zz_174_ <= _zz_59_[11 : 7]; + _zz_175_ <= _zz_89_; + end + CsrPlugin_mip_MEIP <= externalInterrupt; + CsrPlugin_mip_MTIP <= timerInterrupt; + CsrPlugin_mip_MSIP <= softwareInterrupt; + CsrPlugin_mcycle <= (CsrPlugin_mcycle + (64'b0000000000000000000000000000000000000000000000000000000000000001)); + if(writeBack_arbitration_isFiring)begin + CsrPlugin_minstret <= (CsrPlugin_minstret + (64'b0000000000000000000000000000000000000000000000000000000000000001)); + end + if(_zz_254_)begin + CsrPlugin_exceptionPortCtrl_exceptionContext_code <= (_zz_202_ ? IBusCachedPlugin_decodeExceptionPort_payload_code : decodeExceptionPort_payload_code); + CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= (_zz_202_ ? IBusCachedPlugin_decodeExceptionPort_payload_badAddr : decodeExceptionPort_payload_badAddr); + end + if(BranchPlugin_branchExceptionPort_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionContext_code <= BranchPlugin_branchExceptionPort_payload_code; + CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= BranchPlugin_branchExceptionPort_payload_badAddr; + end + if(DBusCachedPlugin_exceptionBus_valid)begin + CsrPlugin_exceptionPortCtrl_exceptionContext_code <= DBusCachedPlugin_exceptionBus_payload_code; + CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= DBusCachedPlugin_exceptionBus_payload_badAddr; + end + if(_zz_271_)begin + if(_zz_272_)begin + CsrPlugin_interrupt_code <= (4'b0111); + CsrPlugin_interrupt_targetPrivilege <= (2'b11); + end + if(_zz_273_)begin + CsrPlugin_interrupt_code <= (4'b0011); + CsrPlugin_interrupt_targetPrivilege <= (2'b11); + end + if(_zz_274_)begin + CsrPlugin_interrupt_code <= (4'b1011); + CsrPlugin_interrupt_targetPrivilege <= (2'b11); + end + end + if(_zz_256_)begin + case(CsrPlugin_targetPrivilege) + 2'b11 : begin + CsrPlugin_mcause_interrupt <= (! CsrPlugin_hadException); + CsrPlugin_mcause_exceptionCode <= CsrPlugin_trapCause; + CsrPlugin_mepc <= writeBack_PC; + if(CsrPlugin_hadException)begin + CsrPlugin_mtval <= CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr; + end + end + default : begin + end + endcase + end + if((memory_DivPlugin_div_counter_value == (6'b100000)))begin + memory_DivPlugin_div_done <= 1'b1; + end + if((! memory_arbitration_isStuck))begin + memory_DivPlugin_div_done <= 1'b0; + end + if(_zz_249_)begin + if(_zz_255_)begin + memory_DivPlugin_rs1[31 : 0] <= _zz_351_[31:0]; + memory_DivPlugin_accumulator[31 : 0] <= ((! _zz_205_[32]) ? _zz_352_ : _zz_353_); + if((memory_DivPlugin_div_counter_value == (6'b100000)))begin + memory_DivPlugin_div_result <= _zz_354_[31:0]; + end + end + end + if(_zz_268_)begin + memory_DivPlugin_accumulator <= (65'b00000000000000000000000000000000000000000000000000000000000000000); + memory_DivPlugin_rs1 <= ((_zz_208_ ? (~ _zz_209_) : _zz_209_) + _zz_360_); + memory_DivPlugin_rs2 <= ((_zz_207_ ? (~ execute_RS2) : execute_RS2) + _zz_362_); + memory_DivPlugin_div_needRevert <= ((_zz_208_ ^ (_zz_207_ && (! execute_INSTRUCTION[13]))) && (! (((execute_RS2 == (32'b00000000000000000000000000000000)) && execute_IS_RS2_SIGNED) && (! execute_INSTRUCTION[13])))); + end + externalInterruptArray_regNext <= externalInterruptArray; + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_MUL <= decode_IS_MUL; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_IS_MUL <= execute_IS_MUL; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_IS_MUL <= memory_IS_MUL; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_FORMAL_PC_NEXT <= _zz_97_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_FORMAL_PC_NEXT <= execute_FORMAL_PC_NEXT; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_FORMAL_PC_NEXT <= _zz_96_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_LH <= execute_MUL_LH; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SHIFT_CTRL <= _zz_25_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_SHIFT_CTRL <= _zz_22_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_BYPASSABLE_MEMORY_STAGE <= decode_BYPASSABLE_MEMORY_STAGE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_BYPASSABLE_MEMORY_STAGE <= execute_BYPASSABLE_MEMORY_STAGE; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_PC <= decode_PC; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_PC <= _zz_50_; + end + if(((! writeBack_arbitration_isStuck) && (! CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack)))begin + memory_to_writeBack_PC <= memory_PC; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_CSR <= decode_IS_CSR; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_MEMORY_ENABLE <= decode_MEMORY_ENABLE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MEMORY_ENABLE <= execute_MEMORY_ENABLE; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MEMORY_ENABLE <= memory_MEMORY_ENABLE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_LL <= execute_MUL_LL; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_BRANCH_CALC <= execute_BRANCH_CALC; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_ALU_CTRL <= _zz_20_; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MUL_LOW <= memory_MUL_LOW; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_REGFILE_WRITE_DATA <= _zz_42_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MEMORY_ADDRESS_LOW <= execute_MEMORY_ADDRESS_LOW; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MEMORY_ADDRESS_LOW <= memory_MEMORY_ADDRESS_LOW; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_BYPASSABLE_EXECUTE_STAGE <= decode_BYPASSABLE_EXECUTE_STAGE; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_HL <= execute_MUL_HL; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MUL_HH <= execute_MUL_HH; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MUL_HH <= memory_MUL_HH; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_RS2_SIGNED <= decode_IS_RS2_SIGNED; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_RS2 <= decode_RS2; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_PREDICTION_HAD_BRANCHED2 <= decode_PREDICTION_HAD_BRANCHED2; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_MEMORY_WR <= decode_MEMORY_WR; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_MEMORY_WR <= execute_MEMORY_WR; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_MEMORY_WR <= memory_MEMORY_WR; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC_LESS_UNSIGNED <= decode_SRC_LESS_UNSIGNED; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_REGFILE_WRITE_VALID <= decode_REGFILE_WRITE_VALID; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_REGFILE_WRITE_VALID <= execute_REGFILE_WRITE_VALID; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_REGFILE_WRITE_VALID <= memory_REGFILE_WRITE_VALID; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_RS1_SIGNED <= decode_IS_RS1_SIGNED; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC2_CTRL <= _zz_17_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_IS_DIV <= decode_IS_DIV; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_IS_DIV <= execute_IS_DIV; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_RS1 <= decode_RS1; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_BRANCH_CTRL <= _zz_14_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_ENV_CTRL <= _zz_12_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_ENV_CTRL <= _zz_9_; + end + if((! writeBack_arbitration_isStuck))begin + memory_to_writeBack_ENV_CTRL <= _zz_7_; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_SHIFT_RIGHT <= execute_SHIFT_RIGHT; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_INSTRUCTION <= decode_INSTRUCTION; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_INSTRUCTION <= execute_INSTRUCTION; + end + if((! memory_arbitration_isStuck))begin + execute_to_memory_BRANCH_DO <= execute_BRANCH_DO; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC2_FORCE_ZERO <= decode_SRC2_FORCE_ZERO; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_CSR_WRITE_OPCODE <= decode_CSR_WRITE_OPCODE; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_ALU_BITWISE_CTRL <= _zz_5_; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_CSR_READ_OPCODE <= decode_CSR_READ_OPCODE; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC_USE_SUB_LESS <= decode_SRC_USE_SUB_LESS; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_MEMORY_MANAGMENT <= decode_MEMORY_MANAGMENT; + end + if((! execute_arbitration_isStuck))begin + decode_to_execute_SRC1_CTRL <= _zz_2_; + end + case(execute_CsrPlugin_csrAddress) + 12'b101111000000 : begin + end + 12'b001100000000 : begin + end + 12'b001101000001 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mepc <= execute_CsrPlugin_writeData[31 : 0]; + end + end + 12'b001100000101 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mtvec_base <= execute_CsrPlugin_writeData[31 : 2]; + CsrPlugin_mtvec_mode <= execute_CsrPlugin_writeData[1 : 0]; + end + end + 12'b001101000100 : begin + if(execute_CsrPlugin_writeEnable)begin + CsrPlugin_mip_MSIP <= _zz_365_[0]; + end + end + 12'b110011000000 : begin + end + 12'b001101000011 : begin + end + 12'b111111000000 : begin + end + 12'b001100000100 : begin + end + 12'b001101000010 : begin + end + default : begin + end + endcase + iBusWishbone_DAT_MISO_regNext <= iBusWishbone_DAT_MISO; + dBusWishbone_DAT_MISO_regNext <= dBusWishbone_DAT_MISO; + end + +endmodule + diff --git a/minitests/litex/src.yosys/mem.init b/minitests/litex/src.yosys/mem.init new file mode 100644 index 00000000..e69de29b diff --git a/minitests/litex/src.yosys/mem_1.init b/minitests/litex/src.yosys/mem_1.init new file mode 100644 index 00000000..e69de29b diff --git a/minitests/litex/src.yosys/synth.ys b/minitests/litex/src.yosys/synth.ys new file mode 100644 index 00000000..5ea7db96 --- /dev/null +++ b/minitests/litex/src.yosys/synth.ys @@ -0,0 +1,3 @@ +read_verilog top.v +read_verilog VexRiscv.v +synth_xilinx -edif top.edif diff --git a/minitests/litex/src.yosys/top.tcl b/minitests/litex/src.yosys/top.tcl new file mode 100644 index 00000000..1512797c --- /dev/null +++ b/minitests/litex/src.yosys/top.tcl @@ -0,0 +1,26 @@ +create_project -force -name top -part xc7a35ticsg324-1L +read_xdc ../top.xdc +read_edif ../top.edif +link_design -top top -part xc7a35ticsg324-1L +report_timing_summary -file top_timing_synth.rpt +report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt +report_utilization -file top_utilization_synth.rpt +opt_design +place_design +report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt +report_utilization -file top_utilization_place.rpt +report_io -file top_io.rpt +report_control_sets -verbose -file top_control_sets.rpt +report_clock_utilization -file top_clock_utilization.rpt +route_design +phys_opt_design +report_timing_summary -no_header -no_detailed_paths +write_checkpoint -force top_route.dcp +report_route_status -file top_route_status.rpt +report_drc -file top_drc.rpt +report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt +report_power -file top_power.rpt +set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design] +write_bitstream -force top.bit +write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin +quit diff --git a/minitests/litex/src.yosys/top.v b/minitests/litex/src.yosys/top.v new file mode 100644 index 00000000..4ee0389e --- /dev/null +++ b/minitests/litex/src.yosys/top.v @@ -0,0 +1,15070 @@ +//-------------------------------------------------------------------------------- +// Auto-generated by Migen (562c046) & LiteX (60f2853e) on 2019-06-13 15:19:15 +//-------------------------------------------------------------------------------- +module top( + output reg serial_tx, + input serial_rx, + input cpu_reset, + input clk100, + output eth_ref_clk, + output [13:0] ddram_a, + output [2:0] ddram_ba, + output ddram_ras_n, + output ddram_cas_n, + output ddram_we_n, + output ddram_cs_n, + output [1:0] ddram_dm, + inout [15:0] ddram_dq, + output [1:0] ddram_dqs_p, + output [1:0] ddram_dqs_n, + output ddram_clk_p, + output ddram_clk_n, + output ddram_cke, + output ddram_odt, + output ddram_reset_n, + input eth_clocks_tx, + input eth_clocks_rx, + output eth_rst_n, + inout eth_mdio, + output eth_mdc, + input eth_rx_dv, + input eth_rx_er, + input [3:0] eth_rx_data, + output reg eth_tx_en, + output reg [3:0] eth_tx_data, + input eth_col, + input eth_crs +); + +wire main_ethernetsoc_ctrl_reset_reset_re; +wire main_ethernetsoc_ctrl_reset_reset_r; +reg main_ethernetsoc_ctrl_reset_reset_w = 1'd0; +reg [31:0] main_ethernetsoc_ctrl_storage_full = 32'd305419896; +wire [31:0] main_ethernetsoc_ctrl_storage; +reg main_ethernetsoc_ctrl_re = 1'd0; +wire [31:0] main_ethernetsoc_ctrl_bus_errors_status; +wire main_ethernetsoc_ctrl_reset; +wire main_ethernetsoc_ctrl_bus_error; +reg [31:0] main_ethernetsoc_ctrl_bus_errors = 32'd0; +wire main_ethernetsoc_vexriscv_reset; +wire [29:0] main_ethernetsoc_vexriscv_ibus_adr; +wire [31:0] main_ethernetsoc_vexriscv_ibus_dat_w; +wire [31:0] main_ethernetsoc_vexriscv_ibus_dat_r; +wire [3:0] main_ethernetsoc_vexriscv_ibus_sel; +wire main_ethernetsoc_vexriscv_ibus_cyc; +wire main_ethernetsoc_vexriscv_ibus_stb; +wire main_ethernetsoc_vexriscv_ibus_ack; +wire main_ethernetsoc_vexriscv_ibus_we; +wire [2:0] main_ethernetsoc_vexriscv_ibus_cti; +wire [1:0] main_ethernetsoc_vexriscv_ibus_bte; +wire main_ethernetsoc_vexriscv_ibus_err; +wire [29:0] main_ethernetsoc_vexriscv_dbus_adr; +wire [31:0] main_ethernetsoc_vexriscv_dbus_dat_w; +wire [31:0] main_ethernetsoc_vexriscv_dbus_dat_r; +wire [3:0] main_ethernetsoc_vexriscv_dbus_sel; +wire main_ethernetsoc_vexriscv_dbus_cyc; +wire main_ethernetsoc_vexriscv_dbus_stb; +wire main_ethernetsoc_vexriscv_dbus_ack; +wire main_ethernetsoc_vexriscv_dbus_we; +wire [2:0] main_ethernetsoc_vexriscv_dbus_cti; +wire [1:0] main_ethernetsoc_vexriscv_dbus_bte; +wire main_ethernetsoc_vexriscv_dbus_err; +reg [31:0] main_ethernetsoc_vexriscv_interrupt = 32'd0; +wire [29:0] main_ethernetsoc_rom_bus_adr; +wire [31:0] main_ethernetsoc_rom_bus_dat_w; +wire [31:0] main_ethernetsoc_rom_bus_dat_r; +wire [3:0] main_ethernetsoc_rom_bus_sel; +wire main_ethernetsoc_rom_bus_cyc; +wire main_ethernetsoc_rom_bus_stb; +reg main_ethernetsoc_rom_bus_ack = 1'd0; +wire main_ethernetsoc_rom_bus_we; +wire [2:0] main_ethernetsoc_rom_bus_cti; +wire [1:0] main_ethernetsoc_rom_bus_bte; +reg main_ethernetsoc_rom_bus_err = 1'd0; +wire [12:0] main_ethernetsoc_rom_adr; +wire [31:0] main_ethernetsoc_rom_dat_r; +wire [29:0] main_ethernetsoc_sram_bus_adr; +wire [31:0] main_ethernetsoc_sram_bus_dat_w; +wire [31:0] main_ethernetsoc_sram_bus_dat_r; +wire [3:0] main_ethernetsoc_sram_bus_sel; +wire main_ethernetsoc_sram_bus_cyc; +wire main_ethernetsoc_sram_bus_stb; +reg main_ethernetsoc_sram_bus_ack = 1'd0; +wire main_ethernetsoc_sram_bus_we; +wire [2:0] main_ethernetsoc_sram_bus_cti; +wire [1:0] main_ethernetsoc_sram_bus_bte; +reg main_ethernetsoc_sram_bus_err = 1'd0; +wire [12:0] main_ethernetsoc_sram_adr; +wire [31:0] main_ethernetsoc_sram_dat_r; +reg [3:0] main_ethernetsoc_sram_we = 4'd0; +wire [31:0] main_ethernetsoc_sram_dat_w; +reg [13:0] main_ethernetsoc_interface_adr = 14'd0; +reg main_ethernetsoc_interface_we = 1'd0; +reg [7:0] main_ethernetsoc_interface_dat_w = 8'd0; +wire [7:0] main_ethernetsoc_interface_dat_r; +wire [29:0] main_ethernetsoc_bus_wishbone_adr; +wire [31:0] main_ethernetsoc_bus_wishbone_dat_w; +reg [31:0] main_ethernetsoc_bus_wishbone_dat_r = 32'd0; +wire [3:0] main_ethernetsoc_bus_wishbone_sel; +wire main_ethernetsoc_bus_wishbone_cyc; +wire main_ethernetsoc_bus_wishbone_stb; +reg main_ethernetsoc_bus_wishbone_ack = 1'd0; +wire main_ethernetsoc_bus_wishbone_we; +wire [2:0] main_ethernetsoc_bus_wishbone_cti; +wire [1:0] main_ethernetsoc_bus_wishbone_bte; +reg main_ethernetsoc_bus_wishbone_err = 1'd0; +reg [1:0] main_ethernetsoc_counter = 2'd0; +reg [31:0] main_ethernetsoc_uart_phy_storage_full = 32'd4947802; +wire [31:0] main_ethernetsoc_uart_phy_storage; +reg main_ethernetsoc_uart_phy_re = 1'd0; +wire main_ethernetsoc_uart_phy_sink_valid; +reg main_ethernetsoc_uart_phy_sink_ready = 1'd0; +wire main_ethernetsoc_uart_phy_sink_first; +wire main_ethernetsoc_uart_phy_sink_last; +wire [7:0] main_ethernetsoc_uart_phy_sink_payload_data; +reg main_ethernetsoc_uart_phy_uart_clk_txen = 1'd0; +reg [31:0] main_ethernetsoc_uart_phy_phase_accumulator_tx = 32'd0; +reg [7:0] main_ethernetsoc_uart_phy_tx_reg = 8'd0; +reg [3:0] main_ethernetsoc_uart_phy_tx_bitcount = 4'd0; +reg main_ethernetsoc_uart_phy_tx_busy = 1'd0; +reg main_ethernetsoc_uart_phy_source_valid = 1'd0; +wire main_ethernetsoc_uart_phy_source_ready; +reg main_ethernetsoc_uart_phy_source_first = 1'd0; +reg main_ethernetsoc_uart_phy_source_last = 1'd0; +reg [7:0] main_ethernetsoc_uart_phy_source_payload_data = 8'd0; +reg main_ethernetsoc_uart_phy_uart_clk_rxen = 1'd0; +reg [31:0] main_ethernetsoc_uart_phy_phase_accumulator_rx = 32'd0; +wire main_ethernetsoc_uart_phy_rx; +reg main_ethernetsoc_uart_phy_rx_r = 1'd0; +reg [7:0] main_ethernetsoc_uart_phy_rx_reg = 8'd0; +reg [3:0] main_ethernetsoc_uart_phy_rx_bitcount = 4'd0; +reg main_ethernetsoc_uart_phy_rx_busy = 1'd0; +wire main_ethernetsoc_uart_rxtx_re; +wire [7:0] main_ethernetsoc_uart_rxtx_r; +wire [7:0] main_ethernetsoc_uart_rxtx_w; +wire main_ethernetsoc_uart_txfull_status; +wire main_ethernetsoc_uart_rxempty_status; +wire main_ethernetsoc_uart_irq; +wire main_ethernetsoc_uart_tx_status; +reg main_ethernetsoc_uart_tx_pending = 1'd0; +wire main_ethernetsoc_uart_tx_trigger; +reg main_ethernetsoc_uart_tx_clear = 1'd0; +reg main_ethernetsoc_uart_tx_old_trigger = 1'd0; +wire main_ethernetsoc_uart_rx_status; +reg main_ethernetsoc_uart_rx_pending = 1'd0; +wire main_ethernetsoc_uart_rx_trigger; +reg main_ethernetsoc_uart_rx_clear = 1'd0; +reg main_ethernetsoc_uart_rx_old_trigger = 1'd0; +wire main_ethernetsoc_uart_eventmanager_status_re; +wire [1:0] main_ethernetsoc_uart_eventmanager_status_r; +reg [1:0] main_ethernetsoc_uart_eventmanager_status_w = 2'd0; +wire main_ethernetsoc_uart_eventmanager_pending_re; +wire [1:0] main_ethernetsoc_uart_eventmanager_pending_r; +reg [1:0] main_ethernetsoc_uart_eventmanager_pending_w = 2'd0; +reg [1:0] main_ethernetsoc_uart_eventmanager_storage_full = 2'd0; +wire [1:0] main_ethernetsoc_uart_eventmanager_storage; +reg main_ethernetsoc_uart_eventmanager_re = 1'd0; +wire main_ethernetsoc_uart_tx_fifo_sink_valid; +wire main_ethernetsoc_uart_tx_fifo_sink_ready; +reg main_ethernetsoc_uart_tx_fifo_sink_first = 1'd0; +reg main_ethernetsoc_uart_tx_fifo_sink_last = 1'd0; +wire [7:0] main_ethernetsoc_uart_tx_fifo_sink_payload_data; +wire main_ethernetsoc_uart_tx_fifo_source_valid; +wire main_ethernetsoc_uart_tx_fifo_source_ready; +wire main_ethernetsoc_uart_tx_fifo_source_first; +wire main_ethernetsoc_uart_tx_fifo_source_last; +wire [7:0] main_ethernetsoc_uart_tx_fifo_source_payload_data; +wire main_ethernetsoc_uart_tx_fifo_re; +reg main_ethernetsoc_uart_tx_fifo_readable = 1'd0; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_we; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_writable; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_re; +wire main_ethernetsoc_uart_tx_fifo_syncfifo_readable; +wire [9:0] main_ethernetsoc_uart_tx_fifo_syncfifo_din; +wire [9:0] main_ethernetsoc_uart_tx_fifo_syncfifo_dout; +reg [4:0] main_ethernetsoc_uart_tx_fifo_level0 = 5'd0; +reg main_ethernetsoc_uart_tx_fifo_replace = 1'd0; +reg [3:0] main_ethernetsoc_uart_tx_fifo_produce = 4'd0; +reg [3:0] main_ethernetsoc_uart_tx_fifo_consume = 4'd0; +reg [3:0] main_ethernetsoc_uart_tx_fifo_wrport_adr = 4'd0; +wire [9:0] main_ethernetsoc_uart_tx_fifo_wrport_dat_r; +wire main_ethernetsoc_uart_tx_fifo_wrport_we; +wire [9:0] main_ethernetsoc_uart_tx_fifo_wrport_dat_w; +wire main_ethernetsoc_uart_tx_fifo_do_read; +wire [3:0] main_ethernetsoc_uart_tx_fifo_rdport_adr; +wire [9:0] main_ethernetsoc_uart_tx_fifo_rdport_dat_r; +wire main_ethernetsoc_uart_tx_fifo_rdport_re; +wire [4:0] main_ethernetsoc_uart_tx_fifo_level1; +wire [7:0] main_ethernetsoc_uart_tx_fifo_fifo_in_payload_data; +wire main_ethernetsoc_uart_tx_fifo_fifo_in_first; +wire main_ethernetsoc_uart_tx_fifo_fifo_in_last; +wire [7:0] main_ethernetsoc_uart_tx_fifo_fifo_out_payload_data; +wire main_ethernetsoc_uart_tx_fifo_fifo_out_first; +wire main_ethernetsoc_uart_tx_fifo_fifo_out_last; +wire main_ethernetsoc_uart_rx_fifo_sink_valid; +wire main_ethernetsoc_uart_rx_fifo_sink_ready; +wire main_ethernetsoc_uart_rx_fifo_sink_first; +wire main_ethernetsoc_uart_rx_fifo_sink_last; +wire [7:0] main_ethernetsoc_uart_rx_fifo_sink_payload_data; +wire main_ethernetsoc_uart_rx_fifo_source_valid; +wire main_ethernetsoc_uart_rx_fifo_source_ready; +wire main_ethernetsoc_uart_rx_fifo_source_first; +wire main_ethernetsoc_uart_rx_fifo_source_last; +wire [7:0] main_ethernetsoc_uart_rx_fifo_source_payload_data; +wire main_ethernetsoc_uart_rx_fifo_re; +reg main_ethernetsoc_uart_rx_fifo_readable = 1'd0; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_we; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_writable; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_re; +wire main_ethernetsoc_uart_rx_fifo_syncfifo_readable; +wire [9:0] main_ethernetsoc_uart_rx_fifo_syncfifo_din; +wire [9:0] main_ethernetsoc_uart_rx_fifo_syncfifo_dout; +reg [4:0] main_ethernetsoc_uart_rx_fifo_level0 = 5'd0; +reg main_ethernetsoc_uart_rx_fifo_replace = 1'd0; +reg [3:0] main_ethernetsoc_uart_rx_fifo_produce = 4'd0; +reg [3:0] main_ethernetsoc_uart_rx_fifo_consume = 4'd0; +reg [3:0] main_ethernetsoc_uart_rx_fifo_wrport_adr = 4'd0; +wire [9:0] main_ethernetsoc_uart_rx_fifo_wrport_dat_r; +wire main_ethernetsoc_uart_rx_fifo_wrport_we; +wire [9:0] main_ethernetsoc_uart_rx_fifo_wrport_dat_w; +wire main_ethernetsoc_uart_rx_fifo_do_read; +wire [3:0] main_ethernetsoc_uart_rx_fifo_rdport_adr; +wire [9:0] main_ethernetsoc_uart_rx_fifo_rdport_dat_r; +wire main_ethernetsoc_uart_rx_fifo_rdport_re; +wire [4:0] main_ethernetsoc_uart_rx_fifo_level1; +wire [7:0] main_ethernetsoc_uart_rx_fifo_fifo_in_payload_data; +wire main_ethernetsoc_uart_rx_fifo_fifo_in_first; +wire main_ethernetsoc_uart_rx_fifo_fifo_in_last; +wire [7:0] main_ethernetsoc_uart_rx_fifo_fifo_out_payload_data; +wire main_ethernetsoc_uart_rx_fifo_fifo_out_first; +wire main_ethernetsoc_uart_rx_fifo_fifo_out_last; +reg main_ethernetsoc_uart_reset = 1'd0; +reg [31:0] main_ethernetsoc_timer0_load_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_timer0_load_storage; +reg main_ethernetsoc_timer0_load_re = 1'd0; +reg [31:0] main_ethernetsoc_timer0_reload_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_timer0_reload_storage; +reg main_ethernetsoc_timer0_reload_re = 1'd0; +reg main_ethernetsoc_timer0_en_storage_full = 1'd0; +wire main_ethernetsoc_timer0_en_storage; +reg main_ethernetsoc_timer0_en_re = 1'd0; +wire main_ethernetsoc_timer0_update_value_re; +wire main_ethernetsoc_timer0_update_value_r; +reg main_ethernetsoc_timer0_update_value_w = 1'd0; +reg [31:0] main_ethernetsoc_timer0_value_status = 32'd0; +wire main_ethernetsoc_timer0_irq; +wire main_ethernetsoc_timer0_zero_status; +reg main_ethernetsoc_timer0_zero_pending = 1'd0; +wire main_ethernetsoc_timer0_zero_trigger; +reg main_ethernetsoc_timer0_zero_clear = 1'd0; +reg main_ethernetsoc_timer0_zero_old_trigger = 1'd0; +wire main_ethernetsoc_timer0_eventmanager_status_re; +wire main_ethernetsoc_timer0_eventmanager_status_r; +wire main_ethernetsoc_timer0_eventmanager_status_w; +wire main_ethernetsoc_timer0_eventmanager_pending_re; +wire main_ethernetsoc_timer0_eventmanager_pending_r; +wire main_ethernetsoc_timer0_eventmanager_pending_w; +reg main_ethernetsoc_timer0_eventmanager_storage_full = 1'd0; +wire main_ethernetsoc_timer0_eventmanager_storage; +reg main_ethernetsoc_timer0_eventmanager_re = 1'd0; +reg [31:0] main_ethernetsoc_timer0_value = 32'd0; +wire [29:0] main_ethernetsoc_interface0_wb_sdram_adr; +wire [31:0] main_ethernetsoc_interface0_wb_sdram_dat_w; +reg [31:0] main_ethernetsoc_interface0_wb_sdram_dat_r = 32'd0; +wire [3:0] main_ethernetsoc_interface0_wb_sdram_sel; +wire main_ethernetsoc_interface0_wb_sdram_cyc; +wire main_ethernetsoc_interface0_wb_sdram_stb; +reg main_ethernetsoc_interface0_wb_sdram_ack = 1'd0; +wire main_ethernetsoc_interface0_wb_sdram_we; +wire [2:0] main_ethernetsoc_interface0_wb_sdram_cti; +wire [1:0] main_ethernetsoc_interface0_wb_sdram_bte; +reg main_ethernetsoc_interface0_wb_sdram_err = 1'd0; +(* dont_touch = "true" *) wire sys_clk; +wire sys_rst; +(* dont_touch = "true" *) wire sys4x_clk; +(* dont_touch = "true" *) wire sys4x_dqs_clk; +wire clk200_clk; +wire clk200_rst; +wire eth_clk; +wire eth_rst; +wire main_ethernetsoc_reset; +wire main_ethernetsoc_locked; +wire main_ethernetsoc_clkin; +wire main_ethernetsoc_clkout0; +wire main_ethernetsoc_clkout_buf0; +wire main_ethernetsoc_clkout1; +wire main_ethernetsoc_clkout_buf1; +wire main_ethernetsoc_clkout2; +wire main_ethernetsoc_clkout_buf2; +wire main_ethernetsoc_clkout3; +wire main_ethernetsoc_clkout_buf3; +wire main_ethernetsoc_clkout4; +wire main_ethernetsoc_clkout_buf4; +reg [3:0] main_ethernetsoc_reset_counter = 4'd15; +reg main_ethernetsoc_ic_reset = 1'd1; +reg [3:0] main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full = 4'd8; +wire [3:0] main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage; +reg main_ethernetsoc_a7ddrphy_half_sys8x_taps_re = 1'd0; +wire main_ethernetsoc_a7ddrphy_cdly_rst_re; +wire main_ethernetsoc_a7ddrphy_cdly_rst_r; +reg main_ethernetsoc_a7ddrphy_cdly_rst_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_cdly_inc_re; +wire main_ethernetsoc_a7ddrphy_cdly_inc_r; +reg main_ethernetsoc_a7ddrphy_cdly_inc_w = 1'd0; +reg [1:0] main_ethernetsoc_a7ddrphy_dly_sel_storage_full = 2'd0; +wire [1:0] main_ethernetsoc_a7ddrphy_dly_sel_storage; +reg main_ethernetsoc_a7ddrphy_dly_sel_re = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_rst_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_rst_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_rst_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_inc_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_inc_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_inc_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re; +wire main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_r; +reg main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_w = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p0_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p0_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p0_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p0_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p0_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p0_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p0_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p0_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p0_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p1_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p1_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p1_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p1_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p1_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p1_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p1_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p1_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p1_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p2_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p2_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p2_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p2_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p2_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p2_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p2_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p2_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p2_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_a7ddrphy_dfi_p3_address; +wire [2:0] main_ethernetsoc_a7ddrphy_dfi_p3_bank; +wire main_ethernetsoc_a7ddrphy_dfi_p3_cas_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_cs_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_ras_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_we_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_cke; +wire main_ethernetsoc_a7ddrphy_dfi_p3_odt; +wire main_ethernetsoc_a7ddrphy_dfi_p3_reset_n; +wire main_ethernetsoc_a7ddrphy_dfi_p3_act_n; +wire [31:0] main_ethernetsoc_a7ddrphy_dfi_p3_wrdata; +wire main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_en; +wire [3:0] main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask; +wire main_ethernetsoc_a7ddrphy_dfi_p3_rddata_en; +reg [31:0] main_ethernetsoc_a7ddrphy_dfi_p3_rddata = 32'd0; +reg main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid = 1'd0; +wire main_ethernetsoc_a7ddrphy_sd_clk_se_nodelay; +reg main_ethernetsoc_a7ddrphy_oe_dqs = 1'd0; +wire main_ethernetsoc_a7ddrphy_dqs_preamble; +wire main_ethernetsoc_a7ddrphy_dqs_postamble; +reg [7:0] main_ethernetsoc_a7ddrphy_dqs_serdes_pattern = 8'd85; +wire main_ethernetsoc_a7ddrphy_dqs_nodelay0; +wire main_ethernetsoc_a7ddrphy_dqs_t0; +wire main_ethernetsoc_a7ddrphy0; +wire main_ethernetsoc_a7ddrphy_dqs_nodelay1; +wire main_ethernetsoc_a7ddrphy_dqs_t1; +wire main_ethernetsoc_a7ddrphy1; +reg main_ethernetsoc_a7ddrphy_oe_dq = 1'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay0; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay0; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed0; +wire main_ethernetsoc_a7ddrphy_dq_t0; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data0; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip0_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip0_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip0_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip0_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay1; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay1; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed1; +wire main_ethernetsoc_a7ddrphy_dq_t1; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data1; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip1_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip1_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip1_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip1_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay2; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay2; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed2; +wire main_ethernetsoc_a7ddrphy_dq_t2; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data2; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip2_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip2_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip2_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip2_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay3; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay3; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed3; +wire main_ethernetsoc_a7ddrphy_dq_t3; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data3; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip3_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip3_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip3_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip3_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay4; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay4; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed4; +wire main_ethernetsoc_a7ddrphy_dq_t4; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data4; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip4_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip4_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip4_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip4_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay5; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay5; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed5; +wire main_ethernetsoc_a7ddrphy_dq_t5; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data5; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip5_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip5_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip5_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip5_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay6; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay6; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed6; +wire main_ethernetsoc_a7ddrphy_dq_t6; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data6; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip6_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip6_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip6_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip6_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay7; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay7; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed7; +wire main_ethernetsoc_a7ddrphy_dq_t7; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data7; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip7_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip7_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip7_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip7_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay8; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay8; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed8; +wire main_ethernetsoc_a7ddrphy_dq_t8; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data8; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip8_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip8_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip8_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip8_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay9; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay9; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed9; +wire main_ethernetsoc_a7ddrphy_dq_t9; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data9; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip9_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip9_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip9_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip9_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay10; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay10; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed10; +wire main_ethernetsoc_a7ddrphy_dq_t10; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data10; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip10_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip10_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip10_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip10_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay11; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay11; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed11; +wire main_ethernetsoc_a7ddrphy_dq_t11; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data11; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip11_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip11_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip11_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip11_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay12; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay12; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed12; +wire main_ethernetsoc_a7ddrphy_dq_t12; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data12; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip12_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip12_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip12_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip12_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay13; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay13; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed13; +wire main_ethernetsoc_a7ddrphy_dq_t13; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data13; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip13_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip13_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip13_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip13_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay14; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay14; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed14; +wire main_ethernetsoc_a7ddrphy_dq_t14; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data14; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip14_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip14_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip14_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip14_r = 16'd0; +wire main_ethernetsoc_a7ddrphy_dq_o_nodelay15; +wire main_ethernetsoc_a7ddrphy_dq_i_nodelay15; +wire main_ethernetsoc_a7ddrphy_dq_i_delayed15; +wire main_ethernetsoc_a7ddrphy_dq_t15; +wire [7:0] main_ethernetsoc_a7ddrphy_dq_i_data15; +wire [7:0] main_ethernetsoc_a7ddrphy_bitslip15_i; +reg [7:0] main_ethernetsoc_a7ddrphy_bitslip15_o = 8'd0; +reg [2:0] main_ethernetsoc_a7ddrphy_bitslip15_value = 3'd0; +reg [15:0] main_ethernetsoc_a7ddrphy_bitslip15_r = 16'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en0 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en1 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en2 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en3 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en4 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en5 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en6 = 1'd0; +reg main_ethernetsoc_a7ddrphy_n_rddata_en7 = 1'd0; +wire main_ethernetsoc_a7ddrphy_oe; +reg [3:0] main_ethernetsoc_a7ddrphy_last_wrdata_en = 4'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p0_address; +wire [2:0] main_ethernetsoc_sdram_inti_p0_bank; +reg main_ethernetsoc_sdram_inti_p0_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p0_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p0_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p0_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p0_cke; +wire main_ethernetsoc_sdram_inti_p0_odt; +wire main_ethernetsoc_sdram_inti_p0_reset_n; +reg main_ethernetsoc_sdram_inti_p0_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p0_wrdata; +wire main_ethernetsoc_sdram_inti_p0_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p0_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p0_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p0_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p0_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p1_address; +wire [2:0] main_ethernetsoc_sdram_inti_p1_bank; +reg main_ethernetsoc_sdram_inti_p1_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p1_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p1_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p1_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p1_cke; +wire main_ethernetsoc_sdram_inti_p1_odt; +wire main_ethernetsoc_sdram_inti_p1_reset_n; +reg main_ethernetsoc_sdram_inti_p1_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p1_wrdata; +wire main_ethernetsoc_sdram_inti_p1_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p1_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p1_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p1_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p1_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p2_address; +wire [2:0] main_ethernetsoc_sdram_inti_p2_bank; +reg main_ethernetsoc_sdram_inti_p2_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p2_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p2_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p2_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p2_cke; +wire main_ethernetsoc_sdram_inti_p2_odt; +wire main_ethernetsoc_sdram_inti_p2_reset_n; +reg main_ethernetsoc_sdram_inti_p2_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p2_wrdata; +wire main_ethernetsoc_sdram_inti_p2_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p2_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p2_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p2_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p2_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_inti_p3_address; +wire [2:0] main_ethernetsoc_sdram_inti_p3_bank; +reg main_ethernetsoc_sdram_inti_p3_cas_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p3_cs_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p3_ras_n = 1'd1; +reg main_ethernetsoc_sdram_inti_p3_we_n = 1'd1; +wire main_ethernetsoc_sdram_inti_p3_cke; +wire main_ethernetsoc_sdram_inti_p3_odt; +wire main_ethernetsoc_sdram_inti_p3_reset_n; +reg main_ethernetsoc_sdram_inti_p3_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_inti_p3_wrdata; +wire main_ethernetsoc_sdram_inti_p3_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_inti_p3_wrdata_mask; +wire main_ethernetsoc_sdram_inti_p3_rddata_en; +reg [31:0] main_ethernetsoc_sdram_inti_p3_rddata = 32'd0; +reg main_ethernetsoc_sdram_inti_p3_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p0_address; +wire [2:0] main_ethernetsoc_sdram_slave_p0_bank; +wire main_ethernetsoc_sdram_slave_p0_cas_n; +wire main_ethernetsoc_sdram_slave_p0_cs_n; +wire main_ethernetsoc_sdram_slave_p0_ras_n; +wire main_ethernetsoc_sdram_slave_p0_we_n; +wire main_ethernetsoc_sdram_slave_p0_cke; +wire main_ethernetsoc_sdram_slave_p0_odt; +wire main_ethernetsoc_sdram_slave_p0_reset_n; +wire main_ethernetsoc_sdram_slave_p0_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p0_wrdata; +wire main_ethernetsoc_sdram_slave_p0_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p0_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p0_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p0_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p0_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p1_address; +wire [2:0] main_ethernetsoc_sdram_slave_p1_bank; +wire main_ethernetsoc_sdram_slave_p1_cas_n; +wire main_ethernetsoc_sdram_slave_p1_cs_n; +wire main_ethernetsoc_sdram_slave_p1_ras_n; +wire main_ethernetsoc_sdram_slave_p1_we_n; +wire main_ethernetsoc_sdram_slave_p1_cke; +wire main_ethernetsoc_sdram_slave_p1_odt; +wire main_ethernetsoc_sdram_slave_p1_reset_n; +wire main_ethernetsoc_sdram_slave_p1_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p1_wrdata; +wire main_ethernetsoc_sdram_slave_p1_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p1_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p1_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p1_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p1_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p2_address; +wire [2:0] main_ethernetsoc_sdram_slave_p2_bank; +wire main_ethernetsoc_sdram_slave_p2_cas_n; +wire main_ethernetsoc_sdram_slave_p2_cs_n; +wire main_ethernetsoc_sdram_slave_p2_ras_n; +wire main_ethernetsoc_sdram_slave_p2_we_n; +wire main_ethernetsoc_sdram_slave_p2_cke; +wire main_ethernetsoc_sdram_slave_p2_odt; +wire main_ethernetsoc_sdram_slave_p2_reset_n; +wire main_ethernetsoc_sdram_slave_p2_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p2_wrdata; +wire main_ethernetsoc_sdram_slave_p2_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p2_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p2_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p2_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p2_rddata_valid = 1'd0; +wire [13:0] main_ethernetsoc_sdram_slave_p3_address; +wire [2:0] main_ethernetsoc_sdram_slave_p3_bank; +wire main_ethernetsoc_sdram_slave_p3_cas_n; +wire main_ethernetsoc_sdram_slave_p3_cs_n; +wire main_ethernetsoc_sdram_slave_p3_ras_n; +wire main_ethernetsoc_sdram_slave_p3_we_n; +wire main_ethernetsoc_sdram_slave_p3_cke; +wire main_ethernetsoc_sdram_slave_p3_odt; +wire main_ethernetsoc_sdram_slave_p3_reset_n; +wire main_ethernetsoc_sdram_slave_p3_act_n; +wire [31:0] main_ethernetsoc_sdram_slave_p3_wrdata; +wire main_ethernetsoc_sdram_slave_p3_wrdata_en; +wire [3:0] main_ethernetsoc_sdram_slave_p3_wrdata_mask; +wire main_ethernetsoc_sdram_slave_p3_rddata_en; +reg [31:0] main_ethernetsoc_sdram_slave_p3_rddata = 32'd0; +reg main_ethernetsoc_sdram_slave_p3_rddata_valid = 1'd0; +reg [13:0] main_ethernetsoc_sdram_master_p0_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p0_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p0_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p0_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p0_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p0_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p0_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p0_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p0_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p0_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p0_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p0_rddata; +wire main_ethernetsoc_sdram_master_p0_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_master_p1_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p1_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p1_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p1_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p1_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p1_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p1_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p1_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p1_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p1_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p1_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p1_rddata; +wire main_ethernetsoc_sdram_master_p1_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_master_p2_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p2_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p2_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p2_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p2_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p2_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p2_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p2_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p2_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p2_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p2_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p2_rddata; +wire main_ethernetsoc_sdram_master_p2_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_master_p3_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_master_p3_bank = 3'd0; +reg main_ethernetsoc_sdram_master_p3_cas_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_cs_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_ras_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_we_n = 1'd1; +reg main_ethernetsoc_sdram_master_p3_cke = 1'd0; +reg main_ethernetsoc_sdram_master_p3_odt = 1'd0; +reg main_ethernetsoc_sdram_master_p3_reset_n = 1'd0; +reg main_ethernetsoc_sdram_master_p3_act_n = 1'd1; +reg [31:0] main_ethernetsoc_sdram_master_p3_wrdata = 32'd0; +reg main_ethernetsoc_sdram_master_p3_wrdata_en = 1'd0; +reg [3:0] main_ethernetsoc_sdram_master_p3_wrdata_mask = 4'd0; +reg main_ethernetsoc_sdram_master_p3_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_master_p3_rddata; +wire main_ethernetsoc_sdram_master_p3_rddata_valid; +reg [3:0] main_ethernetsoc_sdram_storage_full = 4'd0; +wire [3:0] main_ethernetsoc_sdram_storage; +reg main_ethernetsoc_sdram_re = 1'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector0_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector0_command_storage; +reg main_ethernetsoc_sdram_phaseinjector0_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector0_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector0_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector0_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector0_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector0_address_storage; +reg main_ethernetsoc_sdram_phaseinjector0_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector0_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector0_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector0_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector0_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector0_status = 32'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector1_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector1_command_storage; +reg main_ethernetsoc_sdram_phaseinjector1_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector1_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector1_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector1_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector1_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector1_address_storage; +reg main_ethernetsoc_sdram_phaseinjector1_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector1_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector1_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector1_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector1_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector1_status = 32'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector2_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector2_command_storage; +reg main_ethernetsoc_sdram_phaseinjector2_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector2_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector2_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector2_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector2_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector2_address_storage; +reg main_ethernetsoc_sdram_phaseinjector2_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector2_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector2_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector2_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector2_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector2_status = 32'd0; +reg [5:0] main_ethernetsoc_sdram_phaseinjector3_command_storage_full = 6'd0; +wire [5:0] main_ethernetsoc_sdram_phaseinjector3_command_storage; +reg main_ethernetsoc_sdram_phaseinjector3_command_re = 1'd0; +wire main_ethernetsoc_sdram_phaseinjector3_command_issue_re; +wire main_ethernetsoc_sdram_phaseinjector3_command_issue_r; +reg main_ethernetsoc_sdram_phaseinjector3_command_issue_w = 1'd0; +reg [13:0] main_ethernetsoc_sdram_phaseinjector3_address_storage_full = 14'd0; +wire [13:0] main_ethernetsoc_sdram_phaseinjector3_address_storage; +reg main_ethernetsoc_sdram_phaseinjector3_address_re = 1'd0; +reg [2:0] main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full = 3'd0; +wire [2:0] main_ethernetsoc_sdram_phaseinjector3_baddress_storage; +reg main_ethernetsoc_sdram_phaseinjector3_baddress_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full = 32'd0; +wire [31:0] main_ethernetsoc_sdram_phaseinjector3_wrdata_storage; +reg main_ethernetsoc_sdram_phaseinjector3_wrdata_re = 1'd0; +reg [31:0] main_ethernetsoc_sdram_phaseinjector3_status = 32'd0; +reg [13:0] main_ethernetsoc_sdram_dfi_p0_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p0_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p0_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p0_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p0_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p0_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p0_cke; +wire main_ethernetsoc_sdram_dfi_p0_odt; +wire main_ethernetsoc_sdram_dfi_p0_reset_n; +reg main_ethernetsoc_sdram_dfi_p0_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p0_wrdata; +reg main_ethernetsoc_sdram_dfi_p0_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p0_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p0_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p0_rddata; +wire main_ethernetsoc_sdram_dfi_p0_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_dfi_p1_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p1_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p1_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p1_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p1_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p1_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p1_cke; +wire main_ethernetsoc_sdram_dfi_p1_odt; +wire main_ethernetsoc_sdram_dfi_p1_reset_n; +reg main_ethernetsoc_sdram_dfi_p1_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p1_wrdata; +reg main_ethernetsoc_sdram_dfi_p1_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p1_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p1_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p1_rddata; +wire main_ethernetsoc_sdram_dfi_p1_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_dfi_p2_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p2_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p2_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p2_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p2_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p2_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p2_cke; +wire main_ethernetsoc_sdram_dfi_p2_odt; +wire main_ethernetsoc_sdram_dfi_p2_reset_n; +reg main_ethernetsoc_sdram_dfi_p2_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p2_wrdata; +reg main_ethernetsoc_sdram_dfi_p2_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p2_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p2_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p2_rddata; +wire main_ethernetsoc_sdram_dfi_p2_rddata_valid; +reg [13:0] main_ethernetsoc_sdram_dfi_p3_address = 14'd0; +reg [2:0] main_ethernetsoc_sdram_dfi_p3_bank = 3'd0; +reg main_ethernetsoc_sdram_dfi_p3_cas_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p3_cs_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p3_ras_n = 1'd1; +reg main_ethernetsoc_sdram_dfi_p3_we_n = 1'd1; +wire main_ethernetsoc_sdram_dfi_p3_cke; +wire main_ethernetsoc_sdram_dfi_p3_odt; +wire main_ethernetsoc_sdram_dfi_p3_reset_n; +reg main_ethernetsoc_sdram_dfi_p3_act_n = 1'd1; +wire [31:0] main_ethernetsoc_sdram_dfi_p3_wrdata; +reg main_ethernetsoc_sdram_dfi_p3_wrdata_en = 1'd0; +wire [3:0] main_ethernetsoc_sdram_dfi_p3_wrdata_mask; +reg main_ethernetsoc_sdram_dfi_p3_rddata_en = 1'd0; +wire [31:0] main_ethernetsoc_sdram_dfi_p3_rddata; +wire main_ethernetsoc_sdram_dfi_p3_rddata_valid; +wire main_ethernetsoc_sdram_interface_bank0_valid; +wire main_ethernetsoc_sdram_interface_bank0_ready; +wire main_ethernetsoc_sdram_interface_bank0_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank0_addr; +wire main_ethernetsoc_sdram_interface_bank0_lock; +wire main_ethernetsoc_sdram_interface_bank0_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank0_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank1_valid; +wire main_ethernetsoc_sdram_interface_bank1_ready; +wire main_ethernetsoc_sdram_interface_bank1_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank1_addr; +wire main_ethernetsoc_sdram_interface_bank1_lock; +wire main_ethernetsoc_sdram_interface_bank1_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank1_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank2_valid; +wire main_ethernetsoc_sdram_interface_bank2_ready; +wire main_ethernetsoc_sdram_interface_bank2_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank2_addr; +wire main_ethernetsoc_sdram_interface_bank2_lock; +wire main_ethernetsoc_sdram_interface_bank2_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank2_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank3_valid; +wire main_ethernetsoc_sdram_interface_bank3_ready; +wire main_ethernetsoc_sdram_interface_bank3_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank3_addr; +wire main_ethernetsoc_sdram_interface_bank3_lock; +wire main_ethernetsoc_sdram_interface_bank3_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank3_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank4_valid; +wire main_ethernetsoc_sdram_interface_bank4_ready; +wire main_ethernetsoc_sdram_interface_bank4_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank4_addr; +wire main_ethernetsoc_sdram_interface_bank4_lock; +wire main_ethernetsoc_sdram_interface_bank4_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank4_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank5_valid; +wire main_ethernetsoc_sdram_interface_bank5_ready; +wire main_ethernetsoc_sdram_interface_bank5_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank5_addr; +wire main_ethernetsoc_sdram_interface_bank5_lock; +wire main_ethernetsoc_sdram_interface_bank5_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank5_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank6_valid; +wire main_ethernetsoc_sdram_interface_bank6_ready; +wire main_ethernetsoc_sdram_interface_bank6_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank6_addr; +wire main_ethernetsoc_sdram_interface_bank6_lock; +wire main_ethernetsoc_sdram_interface_bank6_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank6_rdata_valid; +wire main_ethernetsoc_sdram_interface_bank7_valid; +wire main_ethernetsoc_sdram_interface_bank7_ready; +wire main_ethernetsoc_sdram_interface_bank7_we; +wire [20:0] main_ethernetsoc_sdram_interface_bank7_addr; +wire main_ethernetsoc_sdram_interface_bank7_lock; +wire main_ethernetsoc_sdram_interface_bank7_wdata_ready; +wire main_ethernetsoc_sdram_interface_bank7_rdata_valid; +reg [127:0] main_ethernetsoc_sdram_interface_wdata = 128'd0; +reg [15:0] main_ethernetsoc_sdram_interface_wdata_we = 16'd0; +wire [127:0] main_ethernetsoc_sdram_interface_rdata; +reg main_ethernetsoc_sdram_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_cmd_ready = 1'd0; +reg main_ethernetsoc_sdram_cmd_last = 1'd0; +reg [13:0] main_ethernetsoc_sdram_cmd_payload_a = 14'd0; +reg [2:0] main_ethernetsoc_sdram_cmd_payload_ba = 3'd0; +reg main_ethernetsoc_sdram_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_cmd_payload_is_write = 1'd0; +wire main_ethernetsoc_sdram_timer_wait; +wire main_ethernetsoc_sdram_timer_done; +reg [9:0] main_ethernetsoc_sdram_timer_count = 10'd782; +reg main_ethernetsoc_sdram_timer_load = 1'd0; +reg [9:0] main_ethernetsoc_sdram_timer_load_count = 10'd0; +wire main_ethernetsoc_sdram_timer_reset; +reg main_ethernetsoc_sdram_generator_start = 1'd0; +reg main_ethernetsoc_sdram_generator_done = 1'd0; +reg [5:0] main_ethernetsoc_sdram_generator_counter = 6'd0; +wire main_ethernetsoc_sdram_bankmachine0_req_valid; +wire main_ethernetsoc_sdram_bankmachine0_req_ready; +wire main_ethernetsoc_sdram_bankmachine0_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_req_addr; +wire main_ethernetsoc_sdram_bankmachine0_req_lock; +reg main_ethernetsoc_sdram_bankmachine0_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_refresh_req; +reg main_ethernetsoc_sdram_bankmachine0_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine0_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine0_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine0_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine0_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_row_hit; +reg main_ethernetsoc_sdram_bankmachine0_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine0_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine0_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine0_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine0_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine0_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine0_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine0_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine1_req_valid; +wire main_ethernetsoc_sdram_bankmachine1_req_ready; +wire main_ethernetsoc_sdram_bankmachine1_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_req_addr; +wire main_ethernetsoc_sdram_bankmachine1_req_lock; +reg main_ethernetsoc_sdram_bankmachine1_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_refresh_req; +reg main_ethernetsoc_sdram_bankmachine1_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine1_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine1_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine1_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine1_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_row_hit; +reg main_ethernetsoc_sdram_bankmachine1_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine1_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine1_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine1_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine1_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine1_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine1_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine1_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine2_req_valid; +wire main_ethernetsoc_sdram_bankmachine2_req_ready; +wire main_ethernetsoc_sdram_bankmachine2_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_req_addr; +wire main_ethernetsoc_sdram_bankmachine2_req_lock; +reg main_ethernetsoc_sdram_bankmachine2_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_refresh_req; +reg main_ethernetsoc_sdram_bankmachine2_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine2_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine2_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine2_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine2_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_row_hit; +reg main_ethernetsoc_sdram_bankmachine2_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine2_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine2_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine2_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine2_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine2_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine2_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine2_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine3_req_valid; +wire main_ethernetsoc_sdram_bankmachine3_req_ready; +wire main_ethernetsoc_sdram_bankmachine3_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_req_addr; +wire main_ethernetsoc_sdram_bankmachine3_req_lock; +reg main_ethernetsoc_sdram_bankmachine3_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_refresh_req; +reg main_ethernetsoc_sdram_bankmachine3_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine3_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine3_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine3_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine3_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_row_hit; +reg main_ethernetsoc_sdram_bankmachine3_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine3_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine3_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine3_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine3_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine3_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine3_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine3_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine4_req_valid; +wire main_ethernetsoc_sdram_bankmachine4_req_ready; +wire main_ethernetsoc_sdram_bankmachine4_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_req_addr; +wire main_ethernetsoc_sdram_bankmachine4_req_lock; +reg main_ethernetsoc_sdram_bankmachine4_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_refresh_req; +reg main_ethernetsoc_sdram_bankmachine4_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine4_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine4_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine4_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine4_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_row_hit; +reg main_ethernetsoc_sdram_bankmachine4_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine4_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine4_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine4_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine4_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine4_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine4_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine4_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine5_req_valid; +wire main_ethernetsoc_sdram_bankmachine5_req_ready; +wire main_ethernetsoc_sdram_bankmachine5_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_req_addr; +wire main_ethernetsoc_sdram_bankmachine5_req_lock; +reg main_ethernetsoc_sdram_bankmachine5_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_refresh_req; +reg main_ethernetsoc_sdram_bankmachine5_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine5_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine5_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine5_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine5_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_row_hit; +reg main_ethernetsoc_sdram_bankmachine5_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine5_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine5_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine5_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine5_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine5_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine5_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine5_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine6_req_valid; +wire main_ethernetsoc_sdram_bankmachine6_req_ready; +wire main_ethernetsoc_sdram_bankmachine6_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_req_addr; +wire main_ethernetsoc_sdram_bankmachine6_req_lock; +reg main_ethernetsoc_sdram_bankmachine6_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_refresh_req; +reg main_ethernetsoc_sdram_bankmachine6_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine6_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine6_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine6_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine6_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_row_hit; +reg main_ethernetsoc_sdram_bankmachine6_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine6_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine6_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine6_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine6_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine6_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine6_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine6_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine7_req_valid; +wire main_ethernetsoc_sdram_bankmachine7_req_ready; +wire main_ethernetsoc_sdram_bankmachine7_req_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_req_addr; +wire main_ethernetsoc_sdram_bankmachine7_req_lock; +reg main_ethernetsoc_sdram_bankmachine7_req_wdata_ready = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_req_rdata_valid = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_refresh_req; +reg main_ethernetsoc_sdram_bankmachine7_refresh_gnt = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_valid = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_ready = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine7_cmd_payload_a = 14'd0; +wire [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_we = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_auto_precharge = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout; +reg [3:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level = 4'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'd0; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'd0; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read; +wire [2:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr; +wire [23:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_ready; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_last; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_we; +wire [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_ready; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_first; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_last; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0; +reg [20:0] main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr = 21'd0; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce; +wire main_ethernetsoc_sdram_bankmachine7_cmd_buffer_busy; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n = 1'd0; +reg [13:0] main_ethernetsoc_sdram_bankmachine7_row = 14'd0; +reg main_ethernetsoc_sdram_bankmachine7_row_opened = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_row_hit; +reg main_ethernetsoc_sdram_bankmachine7_row_open = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_row_close = 1'd0; +reg main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0; +wire main_ethernetsoc_sdram_bankmachine7_twtpcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine7_twtpcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_twtpcon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine7_trccon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine7_trccon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_trccon_count = 3'd0; +wire main_ethernetsoc_sdram_bankmachine7_trascon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_bankmachine7_trascon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_bankmachine7_trascon_count = 3'd0; +wire main_ethernetsoc_sdram_ras_allowed; +wire main_ethernetsoc_sdram_cas_allowed; +reg main_ethernetsoc_sdram_choose_cmd_want_reads = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_want_writes = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_want_cmds = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_want_activates = 1'd0; +wire main_ethernetsoc_sdram_choose_cmd_cmd_valid; +reg main_ethernetsoc_sdram_choose_cmd_cmd_ready = 1'd0; +wire [13:0] main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; +wire [2:0] main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba; +reg main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_choose_cmd_cmd_payload_we = 1'd0; +wire main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_cmd; +wire main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read; +wire main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write; +reg [7:0] main_ethernetsoc_sdram_choose_cmd_valids = 8'd0; +wire [7:0] main_ethernetsoc_sdram_choose_cmd_request; +reg [2:0] main_ethernetsoc_sdram_choose_cmd_grant = 3'd0; +wire main_ethernetsoc_sdram_choose_cmd_ce; +reg main_ethernetsoc_sdram_choose_req_want_reads = 1'd0; +reg main_ethernetsoc_sdram_choose_req_want_writes = 1'd0; +reg main_ethernetsoc_sdram_choose_req_want_cmds = 1'd0; +reg main_ethernetsoc_sdram_choose_req_want_activates = 1'd0; +wire main_ethernetsoc_sdram_choose_req_cmd_valid; +reg main_ethernetsoc_sdram_choose_req_cmd_ready = 1'd0; +wire [13:0] main_ethernetsoc_sdram_choose_req_cmd_payload_a; +wire [2:0] main_ethernetsoc_sdram_choose_req_cmd_payload_ba; +reg main_ethernetsoc_sdram_choose_req_cmd_payload_cas = 1'd0; +reg main_ethernetsoc_sdram_choose_req_cmd_payload_ras = 1'd0; +reg main_ethernetsoc_sdram_choose_req_cmd_payload_we = 1'd0; +wire main_ethernetsoc_sdram_choose_req_cmd_payload_is_cmd; +wire main_ethernetsoc_sdram_choose_req_cmd_payload_is_read; +wire main_ethernetsoc_sdram_choose_req_cmd_payload_is_write; +reg [7:0] main_ethernetsoc_sdram_choose_req_valids = 8'd0; +wire [7:0] main_ethernetsoc_sdram_choose_req_request; +reg [2:0] main_ethernetsoc_sdram_choose_req_grant = 3'd0; +wire main_ethernetsoc_sdram_choose_req_ce; +reg [13:0] main_ethernetsoc_sdram_nop_a = 14'd0; +reg [2:0] main_ethernetsoc_sdram_nop_ba = 3'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel0 = 2'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel1 = 2'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel2 = 2'd0; +reg [1:0] main_ethernetsoc_sdram_steerer_sel3 = 2'd0; +reg main_ethernetsoc_sdram_steerer0 = 1'd1; +reg main_ethernetsoc_sdram_steerer1 = 1'd1; +reg main_ethernetsoc_sdram_steerer2 = 1'd1; +reg main_ethernetsoc_sdram_steerer3 = 1'd1; +reg main_ethernetsoc_sdram_steerer4 = 1'd1; +reg main_ethernetsoc_sdram_steerer5 = 1'd1; +reg main_ethernetsoc_sdram_steerer6 = 1'd1; +reg main_ethernetsoc_sdram_steerer7 = 1'd1; +wire main_ethernetsoc_sdram_trrdcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_trrdcon_ready = 1'd1; +reg main_ethernetsoc_sdram_trrdcon_count = 1'd0; +wire main_ethernetsoc_sdram_tfawcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_tfawcon_ready = 1'd1; +wire [2:0] main_ethernetsoc_sdram_tfawcon_count; +reg [4:0] main_ethernetsoc_sdram_tfawcon_window = 5'd0; +wire main_ethernetsoc_sdram_tccdcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_tccdcon_ready = 1'd1; +reg main_ethernetsoc_sdram_tccdcon_count = 1'd0; +wire main_ethernetsoc_sdram_twtrcon_valid; +(* dont_touch = "true" *) reg main_ethernetsoc_sdram_twtrcon_ready = 1'd1; +reg [2:0] main_ethernetsoc_sdram_twtrcon_count = 3'd0; +wire main_ethernetsoc_sdram_read_available; +wire main_ethernetsoc_sdram_write_available; +reg main_ethernetsoc_sdram_en0 = 1'd0; +wire main_ethernetsoc_sdram_max_time0; +reg [4:0] main_ethernetsoc_sdram_time0 = 5'd0; +reg main_ethernetsoc_sdram_en1 = 1'd0; +wire main_ethernetsoc_sdram_max_time1; +reg [3:0] main_ethernetsoc_sdram_time1 = 4'd0; +wire main_ethernetsoc_sdram_go_to_refresh; +wire [29:0] main_ethernetsoc_interface1_wb_sdram_adr; +wire [31:0] main_ethernetsoc_interface1_wb_sdram_dat_w; +wire [31:0] main_ethernetsoc_interface1_wb_sdram_dat_r; +wire [3:0] main_ethernetsoc_interface1_wb_sdram_sel; +wire main_ethernetsoc_interface1_wb_sdram_cyc; +wire main_ethernetsoc_interface1_wb_sdram_stb; +wire main_ethernetsoc_interface1_wb_sdram_ack; +wire main_ethernetsoc_interface1_wb_sdram_we; +wire [2:0] main_ethernetsoc_interface1_wb_sdram_cti; +wire [1:0] main_ethernetsoc_interface1_wb_sdram_bte; +wire main_ethernetsoc_interface1_wb_sdram_err; +reg main_ethernetsoc_port_cmd_valid = 1'd0; +wire main_ethernetsoc_port_cmd_ready; +reg main_ethernetsoc_port_cmd_payload_we = 1'd0; +reg [23:0] main_ethernetsoc_port_cmd_payload_addr = 24'd0; +reg main_ethernetsoc_port_wdata_valid = 1'd0; +wire main_ethernetsoc_port_wdata_ready; +reg [127:0] main_ethernetsoc_port_wdata_payload_data = 128'd0; +reg [15:0] main_ethernetsoc_port_wdata_payload_we = 16'd0; +wire main_ethernetsoc_port_rdata_valid; +reg main_ethernetsoc_port_rdata_ready = 1'd0; +wire [127:0] main_ethernetsoc_port_rdata_payload_data; +wire [29:0] main_ethernetsoc_adr; +wire [127:0] main_ethernetsoc_dat_w; +reg [127:0] main_ethernetsoc_dat_r = 128'd0; +wire [15:0] main_ethernetsoc_sel; +reg main_ethernetsoc_cyc = 1'd0; +reg main_ethernetsoc_stb = 1'd0; +reg main_ethernetsoc_ack = 1'd0; +reg main_ethernetsoc_we = 1'd0; +wire [8:0] main_ethernetsoc_data_port_adr; +wire [127:0] main_ethernetsoc_data_port_dat_r; +reg [15:0] main_ethernetsoc_data_port_we = 16'd0; +reg [127:0] main_ethernetsoc_data_port_dat_w = 128'd0; +reg main_ethernetsoc_write_from_slave = 1'd0; +reg [1:0] main_ethernetsoc_adr_offset_r = 2'd0; +wire [8:0] main_ethernetsoc_tag_port_adr; +wire [23:0] main_ethernetsoc_tag_port_dat_r; +reg main_ethernetsoc_tag_port_we = 1'd0; +wire [23:0] main_ethernetsoc_tag_port_dat_w; +wire [22:0] main_ethernetsoc_tag_do_tag; +wire main_ethernetsoc_tag_do_dirty; +wire [22:0] main_ethernetsoc_tag_di_tag; +reg main_ethernetsoc_tag_di_dirty = 1'd0; +reg main_ethernetsoc_word_clr = 1'd0; +reg main_ethernetsoc_word_inc = 1'd0; +reg main_ethphy_reset_storage_full = 1'd0; +wire main_ethphy_reset_storage; +reg main_ethphy_reset_re = 1'd0; +(* dont_touch = "true" *) wire eth_rx_clk; +wire eth_rx_rst; +(* dont_touch = "true" *) wire eth_tx_clk; +wire eth_tx_rst; +wire main_ethphy_reset0; +wire main_ethphy_reset1; +reg [8:0] main_ethphy_counter = 9'd0; +wire main_ethphy_counter_done; +wire main_ethphy_counter_ce; +wire main_ethphy_liteethphymiitx_sink_sink_valid; +wire main_ethphy_liteethphymiitx_sink_sink_ready; +wire main_ethphy_liteethphymiitx_sink_sink_first; +wire main_ethphy_liteethphymiitx_sink_sink_last; +wire [7:0] main_ethphy_liteethphymiitx_sink_sink_payload_data; +wire main_ethphy_liteethphymiitx_sink_sink_payload_last_be; +wire main_ethphy_liteethphymiitx_sink_sink_payload_error; +wire main_ethphy_liteethphymiitx_converter_sink_valid; +wire main_ethphy_liteethphymiitx_converter_sink_ready; +reg main_ethphy_liteethphymiitx_converter_sink_first = 1'd0; +reg main_ethphy_liteethphymiitx_converter_sink_last = 1'd0; +wire [7:0] main_ethphy_liteethphymiitx_converter_sink_payload_data; +wire main_ethphy_liteethphymiitx_converter_source_valid; +wire main_ethphy_liteethphymiitx_converter_source_ready; +wire main_ethphy_liteethphymiitx_converter_source_first; +wire main_ethphy_liteethphymiitx_converter_source_last; +wire [3:0] main_ethphy_liteethphymiitx_converter_source_payload_data; +wire main_ethphy_liteethphymiitx_converter_converter_sink_valid; +wire main_ethphy_liteethphymiitx_converter_converter_sink_ready; +wire main_ethphy_liteethphymiitx_converter_converter_sink_first; +wire main_ethphy_liteethphymiitx_converter_converter_sink_last; +reg [7:0] main_ethphy_liteethphymiitx_converter_converter_sink_payload_data = 8'd0; +wire main_ethphy_liteethphymiitx_converter_converter_source_valid; +wire main_ethphy_liteethphymiitx_converter_converter_source_ready; +wire main_ethphy_liteethphymiitx_converter_converter_source_first; +wire main_ethphy_liteethphymiitx_converter_converter_source_last; +reg [3:0] main_ethphy_liteethphymiitx_converter_converter_source_payload_data = 4'd0; +wire main_ethphy_liteethphymiitx_converter_converter_source_payload_valid_token_count; +reg main_ethphy_liteethphymiitx_converter_converter_mux = 1'd0; +wire main_ethphy_liteethphymiitx_converter_converter_first; +wire main_ethphy_liteethphymiitx_converter_converter_last; +wire main_ethphy_liteethphymiitx_converter_source_source_valid; +wire main_ethphy_liteethphymiitx_converter_source_source_ready; +wire main_ethphy_liteethphymiitx_converter_source_source_first; +wire main_ethphy_liteethphymiitx_converter_source_source_last; +wire [3:0] main_ethphy_liteethphymiitx_converter_source_source_payload_data; +wire main_ethphy_liteethphymiirx_source_source_valid; +wire main_ethphy_liteethphymiirx_source_source_ready; +wire main_ethphy_liteethphymiirx_source_source_first; +wire main_ethphy_liteethphymiirx_source_source_last; +wire [7:0] main_ethphy_liteethphymiirx_source_source_payload_data; +reg main_ethphy_liteethphymiirx_source_source_payload_last_be = 1'd0; +reg main_ethphy_liteethphymiirx_source_source_payload_error = 1'd0; +reg main_ethphy_liteethphymiirx_converter_sink_valid = 1'd0; +wire main_ethphy_liteethphymiirx_converter_sink_ready; +reg main_ethphy_liteethphymiirx_converter_sink_first = 1'd0; +wire main_ethphy_liteethphymiirx_converter_sink_last; +reg [3:0] main_ethphy_liteethphymiirx_converter_sink_payload_data = 4'd0; +wire main_ethphy_liteethphymiirx_converter_source_valid; +wire main_ethphy_liteethphymiirx_converter_source_ready; +wire main_ethphy_liteethphymiirx_converter_source_first; +wire main_ethphy_liteethphymiirx_converter_source_last; +reg [7:0] main_ethphy_liteethphymiirx_converter_source_payload_data = 8'd0; +wire main_ethphy_liteethphymiirx_converter_converter_sink_valid; +wire main_ethphy_liteethphymiirx_converter_converter_sink_ready; +wire main_ethphy_liteethphymiirx_converter_converter_sink_first; +wire main_ethphy_liteethphymiirx_converter_converter_sink_last; +wire [3:0] main_ethphy_liteethphymiirx_converter_converter_sink_payload_data; +wire main_ethphy_liteethphymiirx_converter_converter_source_valid; +wire main_ethphy_liteethphymiirx_converter_converter_source_ready; +reg main_ethphy_liteethphymiirx_converter_converter_source_first = 1'd0; +reg main_ethphy_liteethphymiirx_converter_converter_source_last = 1'd0; +reg [7:0] main_ethphy_liteethphymiirx_converter_converter_source_payload_data = 8'd0; +reg [1:0] main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count = 2'd0; +reg main_ethphy_liteethphymiirx_converter_converter_demux = 1'd0; +wire main_ethphy_liteethphymiirx_converter_converter_load_part; +reg main_ethphy_liteethphymiirx_converter_converter_strobe_all = 1'd0; +wire main_ethphy_liteethphymiirx_converter_source_source_valid; +wire main_ethphy_liteethphymiirx_converter_source_source_ready; +wire main_ethphy_liteethphymiirx_converter_source_source_first; +wire main_ethphy_liteethphymiirx_converter_source_source_last; +wire [7:0] main_ethphy_liteethphymiirx_converter_source_source_payload_data; +reg main_ethphy_liteethphymiirx_converter_reset = 1'd0; +reg [2:0] main_ethphy_storage_full = 3'd0; +wire [2:0] main_ethphy_storage; +reg main_ethphy_re = 1'd0; +wire main_ethphy_status; +wire main_ethphy_data_w; +wire main_ethphy_data_oe; +wire main_ethphy_data_r; +wire main_tx_gap_inserter_sink_valid; +reg main_tx_gap_inserter_sink_ready = 1'd0; +wire main_tx_gap_inserter_sink_first; +wire main_tx_gap_inserter_sink_last; +wire [7:0] main_tx_gap_inserter_sink_payload_data; +wire main_tx_gap_inserter_sink_payload_last_be; +wire main_tx_gap_inserter_sink_payload_error; +reg main_tx_gap_inserter_source_valid = 1'd0; +wire main_tx_gap_inserter_source_ready; +reg main_tx_gap_inserter_source_first = 1'd0; +reg main_tx_gap_inserter_source_last = 1'd0; +reg [7:0] main_tx_gap_inserter_source_payload_data = 8'd0; +reg main_tx_gap_inserter_source_payload_last_be = 1'd0; +reg main_tx_gap_inserter_source_payload_error = 1'd0; +reg [3:0] main_tx_gap_inserter_counter = 4'd0; +reg main_tx_gap_inserter_counter_reset = 1'd0; +reg main_tx_gap_inserter_counter_ce = 1'd0; +reg main_preamble_crc_status = 1'd1; +reg [31:0] main_preamble_errors_status = 32'd0; +reg [31:0] main_crc_errors_status = 32'd0; +wire main_preamble_inserter_sink_valid; +reg main_preamble_inserter_sink_ready = 1'd0; +wire main_preamble_inserter_sink_first; +wire main_preamble_inserter_sink_last; +wire [7:0] main_preamble_inserter_sink_payload_data; +wire main_preamble_inserter_sink_payload_last_be; +wire main_preamble_inserter_sink_payload_error; +reg main_preamble_inserter_source_valid = 1'd0; +wire main_preamble_inserter_source_ready; +reg main_preamble_inserter_source_first = 1'd0; +reg main_preamble_inserter_source_last = 1'd0; +reg [7:0] main_preamble_inserter_source_payload_data = 8'd0; +wire main_preamble_inserter_source_payload_last_be; +reg main_preamble_inserter_source_payload_error = 1'd0; +reg [63:0] main_preamble_inserter_preamble = 64'd15372286728091293013; +reg [2:0] main_preamble_inserter_cnt = 3'd0; +reg main_preamble_inserter_clr_cnt = 1'd0; +reg main_preamble_inserter_inc_cnt = 1'd0; +wire main_preamble_checker_sink_valid; +reg main_preamble_checker_sink_ready = 1'd0; +wire main_preamble_checker_sink_first; +wire main_preamble_checker_sink_last; +wire [7:0] main_preamble_checker_sink_payload_data; +wire main_preamble_checker_sink_payload_last_be; +wire main_preamble_checker_sink_payload_error; +reg main_preamble_checker_source_valid = 1'd0; +wire main_preamble_checker_source_ready; +reg main_preamble_checker_source_first = 1'd0; +reg main_preamble_checker_source_last = 1'd0; +wire [7:0] main_preamble_checker_source_payload_data; +wire main_preamble_checker_source_payload_last_be; +reg main_preamble_checker_source_payload_error = 1'd0; +reg main_preamble_checker_error = 1'd0; +wire main_crc32_inserter_sink_valid; +reg main_crc32_inserter_sink_ready = 1'd0; +wire main_crc32_inserter_sink_first; +wire main_crc32_inserter_sink_last; +wire [7:0] main_crc32_inserter_sink_payload_data; +wire main_crc32_inserter_sink_payload_last_be; +wire main_crc32_inserter_sink_payload_error; +reg main_crc32_inserter_source_valid = 1'd0; +wire main_crc32_inserter_source_ready; +reg main_crc32_inserter_source_first = 1'd0; +reg main_crc32_inserter_source_last = 1'd0; +reg [7:0] main_crc32_inserter_source_payload_data = 8'd0; +reg main_crc32_inserter_source_payload_last_be = 1'd0; +reg main_crc32_inserter_source_payload_error = 1'd0; +reg [7:0] main_crc32_inserter_data0 = 8'd0; +wire [31:0] main_crc32_inserter_value; +wire main_crc32_inserter_error; +wire [7:0] main_crc32_inserter_data1; +wire [31:0] main_crc32_inserter_last; +reg [31:0] main_crc32_inserter_next = 32'd0; +reg [31:0] main_crc32_inserter_reg = 32'd4294967295; +reg main_crc32_inserter_ce = 1'd0; +reg main_crc32_inserter_reset = 1'd0; +reg [1:0] main_crc32_inserter_cnt = 2'd3; +wire main_crc32_inserter_cnt_done; +reg main_crc32_inserter_is_ongoing0 = 1'd0; +reg main_crc32_inserter_is_ongoing1 = 1'd0; +wire main_crc32_checker_sink_sink_valid; +reg main_crc32_checker_sink_sink_ready = 1'd0; +wire main_crc32_checker_sink_sink_first; +wire main_crc32_checker_sink_sink_last; +wire [7:0] main_crc32_checker_sink_sink_payload_data; +wire main_crc32_checker_sink_sink_payload_last_be; +wire main_crc32_checker_sink_sink_payload_error; +wire main_crc32_checker_source_source_valid; +wire main_crc32_checker_source_source_ready; +reg main_crc32_checker_source_source_first = 1'd0; +wire main_crc32_checker_source_source_last; +wire [7:0] main_crc32_checker_source_source_payload_data; +wire main_crc32_checker_source_source_payload_last_be; +reg main_crc32_checker_source_source_payload_error = 1'd0; +wire main_crc32_checker_error; +wire [7:0] main_crc32_checker_crc_data0; +wire [31:0] main_crc32_checker_crc_value; +wire main_crc32_checker_crc_error; +wire [7:0] main_crc32_checker_crc_data1; +wire [31:0] main_crc32_checker_crc_last; +reg [31:0] main_crc32_checker_crc_next = 32'd0; +reg [31:0] main_crc32_checker_crc_reg = 32'd4294967295; +reg main_crc32_checker_crc_ce = 1'd0; +reg main_crc32_checker_crc_reset = 1'd0; +reg main_crc32_checker_syncfifo_sink_valid = 1'd0; +wire main_crc32_checker_syncfifo_sink_ready; +wire main_crc32_checker_syncfifo_sink_first; +wire main_crc32_checker_syncfifo_sink_last; +wire [7:0] main_crc32_checker_syncfifo_sink_payload_data; +wire main_crc32_checker_syncfifo_sink_payload_last_be; +wire main_crc32_checker_syncfifo_sink_payload_error; +wire main_crc32_checker_syncfifo_source_valid; +wire main_crc32_checker_syncfifo_source_ready; +wire main_crc32_checker_syncfifo_source_first; +wire main_crc32_checker_syncfifo_source_last; +wire [7:0] main_crc32_checker_syncfifo_source_payload_data; +wire main_crc32_checker_syncfifo_source_payload_last_be; +wire main_crc32_checker_syncfifo_source_payload_error; +wire main_crc32_checker_syncfifo_syncfifo_we; +wire main_crc32_checker_syncfifo_syncfifo_writable; +wire main_crc32_checker_syncfifo_syncfifo_re; +wire main_crc32_checker_syncfifo_syncfifo_readable; +wire [11:0] main_crc32_checker_syncfifo_syncfifo_din; +wire [11:0] main_crc32_checker_syncfifo_syncfifo_dout; +reg [2:0] main_crc32_checker_syncfifo_level = 3'd0; +reg main_crc32_checker_syncfifo_replace = 1'd0; +reg [2:0] main_crc32_checker_syncfifo_produce = 3'd0; +reg [2:0] main_crc32_checker_syncfifo_consume = 3'd0; +reg [2:0] main_crc32_checker_syncfifo_wrport_adr = 3'd0; +wire [11:0] main_crc32_checker_syncfifo_wrport_dat_r; +wire main_crc32_checker_syncfifo_wrport_we; +wire [11:0] main_crc32_checker_syncfifo_wrport_dat_w; +wire main_crc32_checker_syncfifo_do_read; +wire [2:0] main_crc32_checker_syncfifo_rdport_adr; +wire [11:0] main_crc32_checker_syncfifo_rdport_dat_r; +wire [7:0] main_crc32_checker_syncfifo_fifo_in_payload_data; +wire main_crc32_checker_syncfifo_fifo_in_payload_last_be; +wire main_crc32_checker_syncfifo_fifo_in_payload_error; +wire main_crc32_checker_syncfifo_fifo_in_first; +wire main_crc32_checker_syncfifo_fifo_in_last; +wire [7:0] main_crc32_checker_syncfifo_fifo_out_payload_data; +wire main_crc32_checker_syncfifo_fifo_out_payload_last_be; +wire main_crc32_checker_syncfifo_fifo_out_payload_error; +wire main_crc32_checker_syncfifo_fifo_out_first; +wire main_crc32_checker_syncfifo_fifo_out_last; +reg main_crc32_checker_fifo_reset = 1'd0; +wire main_crc32_checker_fifo_in; +wire main_crc32_checker_fifo_out; +wire main_crc32_checker_fifo_full; +wire main_ps_preamble_error_i; +wire main_ps_preamble_error_o; +reg main_ps_preamble_error_toggle_i = 1'd0; +wire main_ps_preamble_error_toggle_o; +reg main_ps_preamble_error_toggle_o_r = 1'd0; +wire main_ps_crc_error_i; +wire main_ps_crc_error_o; +reg main_ps_crc_error_toggle_i = 1'd0; +wire main_ps_crc_error_toggle_o; +reg main_ps_crc_error_toggle_o_r = 1'd0; +wire main_padding_inserter_sink_valid; +reg main_padding_inserter_sink_ready = 1'd0; +wire main_padding_inserter_sink_first; +wire main_padding_inserter_sink_last; +wire [7:0] main_padding_inserter_sink_payload_data; +wire main_padding_inserter_sink_payload_last_be; +wire main_padding_inserter_sink_payload_error; +reg main_padding_inserter_source_valid = 1'd0; +wire main_padding_inserter_source_ready; +reg main_padding_inserter_source_first = 1'd0; +reg main_padding_inserter_source_last = 1'd0; +reg [7:0] main_padding_inserter_source_payload_data = 8'd0; +reg main_padding_inserter_source_payload_last_be = 1'd0; +reg main_padding_inserter_source_payload_error = 1'd0; +reg [15:0] main_padding_inserter_counter = 16'd1; +wire main_padding_inserter_counter_done; +reg main_padding_inserter_counter_reset = 1'd0; +reg main_padding_inserter_counter_ce = 1'd0; +wire main_padding_checker_sink_valid; +wire main_padding_checker_sink_ready; +wire main_padding_checker_sink_first; +wire main_padding_checker_sink_last; +wire [7:0] main_padding_checker_sink_payload_data; +wire main_padding_checker_sink_payload_last_be; +wire main_padding_checker_sink_payload_error; +wire main_padding_checker_source_valid; +wire main_padding_checker_source_ready; +wire main_padding_checker_source_first; +wire main_padding_checker_source_last; +wire [7:0] main_padding_checker_source_payload_data; +wire main_padding_checker_source_payload_last_be; +wire main_padding_checker_source_payload_error; +wire main_tx_last_be_sink_valid; +wire main_tx_last_be_sink_ready; +wire main_tx_last_be_sink_first; +wire main_tx_last_be_sink_last; +wire [7:0] main_tx_last_be_sink_payload_data; +wire main_tx_last_be_sink_payload_last_be; +wire main_tx_last_be_sink_payload_error; +wire main_tx_last_be_source_valid; +wire main_tx_last_be_source_ready; +reg main_tx_last_be_source_first = 1'd0; +wire main_tx_last_be_source_last; +wire [7:0] main_tx_last_be_source_payload_data; +reg main_tx_last_be_source_payload_last_be = 1'd0; +reg main_tx_last_be_source_payload_error = 1'd0; +reg main_tx_last_be_ongoing = 1'd1; +wire main_rx_last_be_sink_valid; +wire main_rx_last_be_sink_ready; +wire main_rx_last_be_sink_first; +wire main_rx_last_be_sink_last; +wire [7:0] main_rx_last_be_sink_payload_data; +wire main_rx_last_be_sink_payload_last_be; +wire main_rx_last_be_sink_payload_error; +wire main_rx_last_be_source_valid; +wire main_rx_last_be_source_ready; +wire main_rx_last_be_source_first; +wire main_rx_last_be_source_last; +wire [7:0] main_rx_last_be_source_payload_data; +reg main_rx_last_be_source_payload_last_be = 1'd0; +wire main_rx_last_be_source_payload_error; +wire main_tx_converter_sink_valid; +wire main_tx_converter_sink_ready; +wire main_tx_converter_sink_first; +wire main_tx_converter_sink_last; +wire [31:0] main_tx_converter_sink_payload_data; +wire [3:0] main_tx_converter_sink_payload_last_be; +wire [3:0] main_tx_converter_sink_payload_error; +wire main_tx_converter_source_valid; +wire main_tx_converter_source_ready; +wire main_tx_converter_source_first; +wire main_tx_converter_source_last; +wire [7:0] main_tx_converter_source_payload_data; +wire main_tx_converter_source_payload_last_be; +wire main_tx_converter_source_payload_error; +wire main_tx_converter_converter_sink_valid; +wire main_tx_converter_converter_sink_ready; +wire main_tx_converter_converter_sink_first; +wire main_tx_converter_converter_sink_last; +reg [39:0] main_tx_converter_converter_sink_payload_data = 40'd0; +wire main_tx_converter_converter_source_valid; +wire main_tx_converter_converter_source_ready; +wire main_tx_converter_converter_source_first; +wire main_tx_converter_converter_source_last; +reg [9:0] main_tx_converter_converter_source_payload_data = 10'd0; +wire main_tx_converter_converter_source_payload_valid_token_count; +reg [1:0] main_tx_converter_converter_mux = 2'd0; +wire main_tx_converter_converter_first; +wire main_tx_converter_converter_last; +wire main_tx_converter_source_source_valid; +wire main_tx_converter_source_source_ready; +wire main_tx_converter_source_source_first; +wire main_tx_converter_source_source_last; +wire [9:0] main_tx_converter_source_source_payload_data; +wire main_rx_converter_sink_valid; +wire main_rx_converter_sink_ready; +wire main_rx_converter_sink_first; +wire main_rx_converter_sink_last; +wire [7:0] main_rx_converter_sink_payload_data; +wire main_rx_converter_sink_payload_last_be; +wire main_rx_converter_sink_payload_error; +wire main_rx_converter_source_valid; +wire main_rx_converter_source_ready; +wire main_rx_converter_source_first; +wire main_rx_converter_source_last; +reg [31:0] main_rx_converter_source_payload_data = 32'd0; +reg [3:0] main_rx_converter_source_payload_last_be = 4'd0; +reg [3:0] main_rx_converter_source_payload_error = 4'd0; +wire main_rx_converter_converter_sink_valid; +wire main_rx_converter_converter_sink_ready; +wire main_rx_converter_converter_sink_first; +wire main_rx_converter_converter_sink_last; +wire [9:0] main_rx_converter_converter_sink_payload_data; +wire main_rx_converter_converter_source_valid; +wire main_rx_converter_converter_source_ready; +reg main_rx_converter_converter_source_first = 1'd0; +reg main_rx_converter_converter_source_last = 1'd0; +reg [39:0] main_rx_converter_converter_source_payload_data = 40'd0; +reg [2:0] main_rx_converter_converter_source_payload_valid_token_count = 3'd0; +reg [1:0] main_rx_converter_converter_demux = 2'd0; +wire main_rx_converter_converter_load_part; +reg main_rx_converter_converter_strobe_all = 1'd0; +wire main_rx_converter_source_source_valid; +wire main_rx_converter_source_source_ready; +wire main_rx_converter_source_source_first; +wire main_rx_converter_source_source_last; +wire [39:0] main_rx_converter_source_source_payload_data; +wire main_tx_cdc_sink_valid; +wire main_tx_cdc_sink_ready; +wire main_tx_cdc_sink_first; +wire main_tx_cdc_sink_last; +wire [31:0] main_tx_cdc_sink_payload_data; +wire [3:0] main_tx_cdc_sink_payload_last_be; +wire [3:0] main_tx_cdc_sink_payload_error; +wire main_tx_cdc_source_valid; +wire main_tx_cdc_source_ready; +wire main_tx_cdc_source_first; +wire main_tx_cdc_source_last; +wire [31:0] main_tx_cdc_source_payload_data; +wire [3:0] main_tx_cdc_source_payload_last_be; +wire [3:0] main_tx_cdc_source_payload_error; +wire main_tx_cdc_asyncfifo_we; +wire main_tx_cdc_asyncfifo_writable; +wire main_tx_cdc_asyncfifo_re; +wire main_tx_cdc_asyncfifo_readable; +wire [41:0] main_tx_cdc_asyncfifo_din; +wire [41:0] main_tx_cdc_asyncfifo_dout; +wire main_tx_cdc_graycounter0_ce; +(* dont_touch = "true" *) reg [6:0] main_tx_cdc_graycounter0_q = 7'd0; +wire [6:0] main_tx_cdc_graycounter0_q_next; +reg [6:0] main_tx_cdc_graycounter0_q_binary = 7'd0; +reg [6:0] main_tx_cdc_graycounter0_q_next_binary = 7'd0; +wire main_tx_cdc_graycounter1_ce; +(* dont_touch = "true" *) reg [6:0] main_tx_cdc_graycounter1_q = 7'd0; +wire [6:0] main_tx_cdc_graycounter1_q_next; +reg [6:0] main_tx_cdc_graycounter1_q_binary = 7'd0; +reg [6:0] main_tx_cdc_graycounter1_q_next_binary = 7'd0; +wire [6:0] main_tx_cdc_produce_rdomain; +wire [6:0] main_tx_cdc_consume_wdomain; +wire [5:0] main_tx_cdc_wrport_adr; +wire [41:0] main_tx_cdc_wrport_dat_r; +wire main_tx_cdc_wrport_we; +wire [41:0] main_tx_cdc_wrport_dat_w; +wire [5:0] main_tx_cdc_rdport_adr; +wire [41:0] main_tx_cdc_rdport_dat_r; +wire [31:0] main_tx_cdc_fifo_in_payload_data; +wire [3:0] main_tx_cdc_fifo_in_payload_last_be; +wire [3:0] main_tx_cdc_fifo_in_payload_error; +wire main_tx_cdc_fifo_in_first; +wire main_tx_cdc_fifo_in_last; +wire [31:0] main_tx_cdc_fifo_out_payload_data; +wire [3:0] main_tx_cdc_fifo_out_payload_last_be; +wire [3:0] main_tx_cdc_fifo_out_payload_error; +wire main_tx_cdc_fifo_out_first; +wire main_tx_cdc_fifo_out_last; +wire main_rx_cdc_sink_valid; +wire main_rx_cdc_sink_ready; +wire main_rx_cdc_sink_first; +wire main_rx_cdc_sink_last; +wire [31:0] main_rx_cdc_sink_payload_data; +wire [3:0] main_rx_cdc_sink_payload_last_be; +wire [3:0] main_rx_cdc_sink_payload_error; +wire main_rx_cdc_source_valid; +wire main_rx_cdc_source_ready; +wire main_rx_cdc_source_first; +wire main_rx_cdc_source_last; +wire [31:0] main_rx_cdc_source_payload_data; +wire [3:0] main_rx_cdc_source_payload_last_be; +wire [3:0] main_rx_cdc_source_payload_error; +wire main_rx_cdc_asyncfifo_we; +wire main_rx_cdc_asyncfifo_writable; +wire main_rx_cdc_asyncfifo_re; +wire main_rx_cdc_asyncfifo_readable; +wire [41:0] main_rx_cdc_asyncfifo_din; +wire [41:0] main_rx_cdc_asyncfifo_dout; +wire main_rx_cdc_graycounter0_ce; +(* dont_touch = "true" *) reg [6:0] main_rx_cdc_graycounter0_q = 7'd0; +wire [6:0] main_rx_cdc_graycounter0_q_next; +reg [6:0] main_rx_cdc_graycounter0_q_binary = 7'd0; +reg [6:0] main_rx_cdc_graycounter0_q_next_binary = 7'd0; +wire main_rx_cdc_graycounter1_ce; +(* dont_touch = "true" *) reg [6:0] main_rx_cdc_graycounter1_q = 7'd0; +wire [6:0] main_rx_cdc_graycounter1_q_next; +reg [6:0] main_rx_cdc_graycounter1_q_binary = 7'd0; +reg [6:0] main_rx_cdc_graycounter1_q_next_binary = 7'd0; +wire [6:0] main_rx_cdc_produce_rdomain; +wire [6:0] main_rx_cdc_consume_wdomain; +wire [5:0] main_rx_cdc_wrport_adr; +wire [41:0] main_rx_cdc_wrport_dat_r; +wire main_rx_cdc_wrport_we; +wire [41:0] main_rx_cdc_wrport_dat_w; +wire [5:0] main_rx_cdc_rdport_adr; +wire [41:0] main_rx_cdc_rdport_dat_r; +wire [31:0] main_rx_cdc_fifo_in_payload_data; +wire [3:0] main_rx_cdc_fifo_in_payload_last_be; +wire [3:0] main_rx_cdc_fifo_in_payload_error; +wire main_rx_cdc_fifo_in_first; +wire main_rx_cdc_fifo_in_last; +wire [31:0] main_rx_cdc_fifo_out_payload_data; +wire [3:0] main_rx_cdc_fifo_out_payload_last_be; +wire [3:0] main_rx_cdc_fifo_out_payload_error; +wire main_rx_cdc_fifo_out_first; +wire main_rx_cdc_fifo_out_last; +wire main_sink_valid; +wire main_sink_ready; +wire main_sink_first; +wire main_sink_last; +wire [31:0] main_sink_payload_data; +wire [3:0] main_sink_payload_last_be; +wire [3:0] main_sink_payload_error; +wire main_source_valid; +wire main_source_ready; +wire main_source_first; +wire main_source_last; +wire [31:0] main_source_payload_data; +wire [3:0] main_source_payload_last_be; +wire [3:0] main_source_payload_error; +wire [29:0] main_bus_adr; +wire [31:0] main_bus_dat_w; +wire [31:0] main_bus_dat_r; +wire [3:0] main_bus_sel; +wire main_bus_cyc; +wire main_bus_stb; +wire main_bus_ack; +wire main_bus_we; +wire [2:0] main_bus_cti; +wire [1:0] main_bus_bte; +wire main_bus_err; +wire main_writer_sink_sink_valid; +reg main_writer_sink_sink_ready = 1'd1; +wire main_writer_sink_sink_first; +wire main_writer_sink_sink_last; +wire [31:0] main_writer_sink_sink_payload_data; +wire [3:0] main_writer_sink_sink_payload_last_be; +wire [3:0] main_writer_sink_sink_payload_error; +wire main_writer_slot_status; +wire [31:0] main_writer_length_status; +reg [31:0] main_writer_errors_status = 32'd0; +wire main_writer_irq; +wire main_writer_available_status; +wire main_writer_available_pending; +wire main_writer_available_trigger; +reg main_writer_available_clear = 1'd0; +wire main_writer_status_re; +wire main_writer_status_r; +wire main_writer_status_w; +wire main_writer_pending_re; +wire main_writer_pending_r; +wire main_writer_pending_w; +reg main_writer_storage_full = 1'd0; +wire main_writer_storage; +reg main_writer_re = 1'd0; +reg [2:0] main_writer_inc = 3'd0; +reg [31:0] main_writer_counter = 32'd0; +reg main_writer_counter_reset = 1'd0; +reg main_writer_counter_ce = 1'd0; +reg main_writer_slot = 1'd0; +reg main_writer_slot_ce = 1'd0; +reg main_writer_ongoing = 1'd0; +reg main_writer_fifo_sink_valid = 1'd0; +wire main_writer_fifo_sink_ready; +reg main_writer_fifo_sink_first = 1'd0; +reg main_writer_fifo_sink_last = 1'd0; +wire main_writer_fifo_sink_payload_slot; +wire [31:0] main_writer_fifo_sink_payload_length; +wire main_writer_fifo_source_valid; +wire main_writer_fifo_source_ready; +wire main_writer_fifo_source_first; +wire main_writer_fifo_source_last; +wire main_writer_fifo_source_payload_slot; +wire [31:0] main_writer_fifo_source_payload_length; +wire main_writer_fifo_syncfifo_we; +wire main_writer_fifo_syncfifo_writable; +wire main_writer_fifo_syncfifo_re; +wire main_writer_fifo_syncfifo_readable; +wire [34:0] main_writer_fifo_syncfifo_din; +wire [34:0] main_writer_fifo_syncfifo_dout; +reg [1:0] main_writer_fifo_level = 2'd0; +reg main_writer_fifo_replace = 1'd0; +reg main_writer_fifo_produce = 1'd0; +reg main_writer_fifo_consume = 1'd0; +reg main_writer_fifo_wrport_adr = 1'd0; +wire [34:0] main_writer_fifo_wrport_dat_r; +wire main_writer_fifo_wrport_we; +wire [34:0] main_writer_fifo_wrport_dat_w; +wire main_writer_fifo_do_read; +wire main_writer_fifo_rdport_adr; +wire [34:0] main_writer_fifo_rdport_dat_r; +wire main_writer_fifo_fifo_in_payload_slot; +wire [31:0] main_writer_fifo_fifo_in_payload_length; +wire main_writer_fifo_fifo_in_first; +wire main_writer_fifo_fifo_in_last; +wire main_writer_fifo_fifo_out_payload_slot; +wire [31:0] main_writer_fifo_fifo_out_payload_length; +wire main_writer_fifo_fifo_out_first; +wire main_writer_fifo_fifo_out_last; +reg [8:0] main_writer_memory0_adr = 9'd0; +wire [31:0] main_writer_memory0_dat_r; +reg main_writer_memory0_we = 1'd0; +reg [31:0] main_writer_memory0_dat_w = 32'd0; +reg [8:0] main_writer_memory1_adr = 9'd0; +wire [31:0] main_writer_memory1_dat_r; +reg main_writer_memory1_we = 1'd0; +reg [31:0] main_writer_memory1_dat_w = 32'd0; +reg main_reader_source_source_valid = 1'd0; +wire main_reader_source_source_ready; +reg main_reader_source_source_first = 1'd0; +reg main_reader_source_source_last = 1'd0; +reg [31:0] main_reader_source_source_payload_data = 32'd0; +reg [3:0] main_reader_source_source_payload_last_be = 4'd0; +reg [3:0] main_reader_source_source_payload_error = 4'd0; +wire main_reader_start_re; +wire main_reader_start_r; +reg main_reader_start_w = 1'd0; +wire main_reader_ready_status; +wire [1:0] main_reader_level_status; +reg main_reader_slot_storage_full = 1'd0; +wire main_reader_slot_storage; +reg main_reader_slot_re = 1'd0; +reg [10:0] main_reader_length_storage_full = 11'd0; +wire [10:0] main_reader_length_storage; +reg main_reader_length_re = 1'd0; +wire main_reader_irq; +wire main_reader_done_status; +reg main_reader_done_pending = 1'd0; +reg main_reader_done_trigger = 1'd0; +reg main_reader_done_clear = 1'd0; +wire main_reader_eventmanager_status_re; +wire main_reader_eventmanager_status_r; +wire main_reader_eventmanager_status_w; +wire main_reader_eventmanager_pending_re; +wire main_reader_eventmanager_pending_r; +wire main_reader_eventmanager_pending_w; +reg main_reader_eventmanager_storage_full = 1'd0; +wire main_reader_eventmanager_storage; +reg main_reader_eventmanager_re = 1'd0; +wire main_reader_fifo_sink_valid; +wire main_reader_fifo_sink_ready; +reg main_reader_fifo_sink_first = 1'd0; +reg main_reader_fifo_sink_last = 1'd0; +wire main_reader_fifo_sink_payload_slot; +wire [10:0] main_reader_fifo_sink_payload_length; +wire main_reader_fifo_source_valid; +reg main_reader_fifo_source_ready = 1'd0; +wire main_reader_fifo_source_first; +wire main_reader_fifo_source_last; +wire main_reader_fifo_source_payload_slot; +wire [10:0] main_reader_fifo_source_payload_length; +wire main_reader_fifo_syncfifo_we; +wire main_reader_fifo_syncfifo_writable; +wire main_reader_fifo_syncfifo_re; +wire main_reader_fifo_syncfifo_readable; +wire [13:0] main_reader_fifo_syncfifo_din; +wire [13:0] main_reader_fifo_syncfifo_dout; +reg [1:0] main_reader_fifo_level = 2'd0; +reg main_reader_fifo_replace = 1'd0; +reg main_reader_fifo_produce = 1'd0; +reg main_reader_fifo_consume = 1'd0; +reg main_reader_fifo_wrport_adr = 1'd0; +wire [13:0] main_reader_fifo_wrport_dat_r; +wire main_reader_fifo_wrport_we; +wire [13:0] main_reader_fifo_wrport_dat_w; +wire main_reader_fifo_do_read; +wire main_reader_fifo_rdport_adr; +wire [13:0] main_reader_fifo_rdport_dat_r; +wire main_reader_fifo_fifo_in_payload_slot; +wire [10:0] main_reader_fifo_fifo_in_payload_length; +wire main_reader_fifo_fifo_in_first; +wire main_reader_fifo_fifo_in_last; +wire main_reader_fifo_fifo_out_payload_slot; +wire [10:0] main_reader_fifo_fifo_out_payload_length; +wire main_reader_fifo_fifo_out_first; +wire main_reader_fifo_fifo_out_last; +reg [10:0] main_reader_counter = 11'd0; +reg main_reader_counter_reset = 1'd0; +reg main_reader_counter_ce = 1'd0; +wire main_reader_last; +reg main_reader_last_d = 1'd0; +wire [8:0] main_reader_memory0_adr; +wire [31:0] main_reader_memory0_dat_r; +wire [8:0] main_reader_memory1_adr; +wire [31:0] main_reader_memory1_dat_r; +wire main_ev_irq; +wire [29:0] main_sram0_bus_adr0; +wire [31:0] main_sram0_bus_dat_w0; +wire [31:0] main_sram0_bus_dat_r0; +wire [3:0] main_sram0_bus_sel0; +wire main_sram0_bus_cyc0; +wire main_sram0_bus_stb0; +reg main_sram0_bus_ack0 = 1'd0; +wire main_sram0_bus_we0; +wire [2:0] main_sram0_bus_cti0; +wire [1:0] main_sram0_bus_bte0; +reg main_sram0_bus_err0 = 1'd0; +wire [8:0] main_sram0_adr0; +wire [31:0] main_sram0_dat_r0; +wire [29:0] main_sram1_bus_adr0; +wire [31:0] main_sram1_bus_dat_w0; +wire [31:0] main_sram1_bus_dat_r0; +wire [3:0] main_sram1_bus_sel0; +wire main_sram1_bus_cyc0; +wire main_sram1_bus_stb0; +reg main_sram1_bus_ack0 = 1'd0; +wire main_sram1_bus_we0; +wire [2:0] main_sram1_bus_cti0; +wire [1:0] main_sram1_bus_bte0; +reg main_sram1_bus_err0 = 1'd0; +wire [8:0] main_sram1_adr0; +wire [31:0] main_sram1_dat_r0; +wire [29:0] main_sram0_bus_adr1; +wire [31:0] main_sram0_bus_dat_w1; +wire [31:0] main_sram0_bus_dat_r1; +wire [3:0] main_sram0_bus_sel1; +wire main_sram0_bus_cyc1; +wire main_sram0_bus_stb1; +reg main_sram0_bus_ack1 = 1'd0; +wire main_sram0_bus_we1; +wire [2:0] main_sram0_bus_cti1; +wire [1:0] main_sram0_bus_bte1; +reg main_sram0_bus_err1 = 1'd0; +wire [8:0] main_sram0_adr1; +wire [31:0] main_sram0_dat_r1; +reg [3:0] main_sram0_we = 4'd0; +wire [31:0] main_sram0_dat_w; +wire [29:0] main_sram1_bus_adr1; +wire [31:0] main_sram1_bus_dat_w1; +wire [31:0] main_sram1_bus_dat_r1; +wire [3:0] main_sram1_bus_sel1; +wire main_sram1_bus_cyc1; +wire main_sram1_bus_stb1; +reg main_sram1_bus_ack1 = 1'd0; +wire main_sram1_bus_we1; +wire [2:0] main_sram1_bus_cti1; +wire [1:0] main_sram1_bus_bte1; +reg main_sram1_bus_err1 = 1'd0; +wire [8:0] main_sram1_adr1; +wire [31:0] main_sram1_dat_r1; +reg [3:0] main_sram1_we = 4'd0; +wire [31:0] main_sram1_dat_w; +reg [3:0] main_slave_sel = 4'd0; +reg [3:0] main_slave_sel_r = 4'd0; +wire builder_pll_fb; +reg [1:0] builder_refresher_state = 2'd0; +reg [1:0] builder_refresher_next_state = 2'd0; +reg [3:0] builder_bankmachine0_state = 4'd0; +reg [3:0] builder_bankmachine0_next_state = 4'd0; +reg [3:0] builder_bankmachine1_state = 4'd0; +reg [3:0] builder_bankmachine1_next_state = 4'd0; +reg [3:0] builder_bankmachine2_state = 4'd0; +reg [3:0] builder_bankmachine2_next_state = 4'd0; +reg [3:0] builder_bankmachine3_state = 4'd0; +reg [3:0] builder_bankmachine3_next_state = 4'd0; +reg [3:0] builder_bankmachine4_state = 4'd0; +reg [3:0] builder_bankmachine4_next_state = 4'd0; +reg [3:0] builder_bankmachine5_state = 4'd0; +reg [3:0] builder_bankmachine5_next_state = 4'd0; +reg [3:0] builder_bankmachine6_state = 4'd0; +reg [3:0] builder_bankmachine6_next_state = 4'd0; +reg [3:0] builder_bankmachine7_state = 4'd0; +reg [3:0] builder_bankmachine7_next_state = 4'd0; +reg [3:0] builder_multiplexer_state = 4'd0; +reg [3:0] builder_multiplexer_next_state = 4'd0; +wire builder_roundrobin0_request; +wire builder_roundrobin0_grant; +wire builder_roundrobin0_ce; +wire builder_roundrobin1_request; +wire builder_roundrobin1_grant; +wire builder_roundrobin1_ce; +wire builder_roundrobin2_request; +wire builder_roundrobin2_grant; +wire builder_roundrobin2_ce; +wire builder_roundrobin3_request; +wire builder_roundrobin3_grant; +wire builder_roundrobin3_ce; +wire builder_roundrobin4_request; +wire builder_roundrobin4_grant; +wire builder_roundrobin4_ce; +wire builder_roundrobin5_request; +wire builder_roundrobin5_grant; +wire builder_roundrobin5_ce; +wire builder_roundrobin6_request; +wire builder_roundrobin6_grant; +wire builder_roundrobin6_ce; +wire builder_roundrobin7_request; +wire builder_roundrobin7_grant; +wire builder_roundrobin7_ce; +reg [2:0] builder_rbank = 3'd0; +reg [2:0] builder_wbank = 3'd0; +reg builder_locked0 = 1'd0; +reg builder_locked1 = 1'd0; +reg builder_locked2 = 1'd0; +reg builder_locked3 = 1'd0; +reg builder_locked4 = 1'd0; +reg builder_locked5 = 1'd0; +reg builder_locked6 = 1'd0; +reg builder_locked7 = 1'd0; +reg builder_new_master_wdata_ready0 = 1'd0; +reg builder_new_master_wdata_ready1 = 1'd0; +reg builder_new_master_wdata_ready2 = 1'd0; +reg builder_new_master_rdata_valid0 = 1'd0; +reg builder_new_master_rdata_valid1 = 1'd0; +reg builder_new_master_rdata_valid2 = 1'd0; +reg builder_new_master_rdata_valid3 = 1'd0; +reg builder_new_master_rdata_valid4 = 1'd0; +reg builder_new_master_rdata_valid5 = 1'd0; +reg builder_new_master_rdata_valid6 = 1'd0; +reg builder_new_master_rdata_valid7 = 1'd0; +reg builder_new_master_rdata_valid8 = 1'd0; +reg builder_new_master_rdata_valid9 = 1'd0; +reg [2:0] builder_fullmemorywe_state = 3'd0; +reg [2:0] builder_fullmemorywe_next_state = 3'd0; +reg [1:0] builder_litedramwishbone2native_state = 2'd0; +reg [1:0] builder_litedramwishbone2native_next_state = 2'd0; +reg builder_liteethmacgap_state = 1'd0; +reg builder_liteethmacgap_next_state = 1'd0; +reg [1:0] builder_liteethmacpreambleinserter_state = 2'd0; +reg [1:0] builder_liteethmacpreambleinserter_next_state = 2'd0; +reg builder_liteethmacpreamblechecker_state = 1'd0; +reg builder_liteethmacpreamblechecker_next_state = 1'd0; +reg [1:0] builder_liteethmaccrc32inserter_state = 2'd0; +reg [1:0] builder_liteethmaccrc32inserter_next_state = 2'd0; +reg [1:0] builder_liteethmaccrc32checker_state = 2'd0; +reg [1:0] builder_liteethmaccrc32checker_next_state = 2'd0; +reg builder_liteethmacpaddinginserter_state = 1'd0; +reg builder_liteethmacpaddinginserter_next_state = 1'd0; +reg [2:0] builder_liteethmacsramwriter_state = 3'd0; +reg [2:0] builder_liteethmacsramwriter_next_state = 3'd0; +reg [31:0] main_writer_errors_status_next_value = 32'd0; +reg main_writer_errors_status_next_value_ce = 1'd0; +reg [1:0] builder_liteethmacsramreader_state = 2'd0; +reg [1:0] builder_liteethmacsramreader_next_state = 2'd0; +wire builder_wb_sdram_con_request; +wire builder_wb_sdram_con_grant; +wire [29:0] builder_ethernetsoc_shared_adr; +wire [31:0] builder_ethernetsoc_shared_dat_w; +reg [31:0] builder_ethernetsoc_shared_dat_r = 32'd0; +wire [3:0] builder_ethernetsoc_shared_sel; +wire builder_ethernetsoc_shared_cyc; +wire builder_ethernetsoc_shared_stb; +reg builder_ethernetsoc_shared_ack = 1'd0; +wire builder_ethernetsoc_shared_we; +wire [2:0] builder_ethernetsoc_shared_cti; +wire [1:0] builder_ethernetsoc_shared_bte; +wire builder_ethernetsoc_shared_err; +wire [1:0] builder_ethernetsoc_request; +reg builder_ethernetsoc_grant = 1'd0; +reg [4:0] builder_ethernetsoc_slave_sel = 5'd0; +reg [4:0] builder_ethernetsoc_slave_sel_r = 5'd0; +reg builder_ethernetsoc_error = 1'd0; +wire builder_ethernetsoc_wait; +wire builder_ethernetsoc_done; +reg [19:0] builder_ethernetsoc_count = 20'd1000000; +wire [13:0] builder_ethernetsoc_interface0_bank_bus_adr; +wire builder_ethernetsoc_interface0_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface0_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface0_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank0_scratch3_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch3_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch3_w; +wire builder_ethernetsoc_csrbank0_scratch2_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch2_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch2_w; +wire builder_ethernetsoc_csrbank0_scratch1_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch1_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch1_w; +wire builder_ethernetsoc_csrbank0_scratch0_re; +wire [7:0] builder_ethernetsoc_csrbank0_scratch0_r; +wire [7:0] builder_ethernetsoc_csrbank0_scratch0_w; +wire builder_ethernetsoc_csrbank0_bus_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors3_w; +wire builder_ethernetsoc_csrbank0_bus_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors2_w; +wire builder_ethernetsoc_csrbank0_bus_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors1_w; +wire builder_ethernetsoc_csrbank0_bus_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank0_bus_errors0_w; +wire builder_ethernetsoc_csrbank0_sel; +wire [13:0] builder_ethernetsoc_interface1_bank_bus_adr; +wire builder_ethernetsoc_interface1_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface1_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface1_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank1_half_sys8x_taps0_re; +wire [3:0] builder_ethernetsoc_csrbank1_half_sys8x_taps0_r; +wire [3:0] builder_ethernetsoc_csrbank1_half_sys8x_taps0_w; +wire builder_ethernetsoc_csrbank1_dly_sel0_re; +wire [1:0] builder_ethernetsoc_csrbank1_dly_sel0_r; +wire [1:0] builder_ethernetsoc_csrbank1_dly_sel0_w; +wire builder_ethernetsoc_csrbank1_sel; +wire [13:0] builder_ethernetsoc_interface2_bank_bus_adr; +wire builder_ethernetsoc_interface2_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface2_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface2_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank2_sram_writer_slot_re; +wire builder_ethernetsoc_csrbank2_sram_writer_slot_r; +wire builder_ethernetsoc_csrbank2_sram_writer_slot_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length3_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length3_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length3_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length2_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length2_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length2_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length1_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length1_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length1_w; +wire builder_ethernetsoc_csrbank2_sram_writer_length0_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length0_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_length0_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors3_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors2_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors1_w; +wire builder_ethernetsoc_csrbank2_sram_writer_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_writer_errors0_w; +wire builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re; +wire builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_r; +wire builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_w; +wire builder_ethernetsoc_csrbank2_sram_reader_ready_re; +wire builder_ethernetsoc_csrbank2_sram_reader_ready_r; +wire builder_ethernetsoc_csrbank2_sram_reader_ready_w; +wire builder_ethernetsoc_csrbank2_sram_reader_level_re; +wire [1:0] builder_ethernetsoc_csrbank2_sram_reader_level_r; +wire [1:0] builder_ethernetsoc_csrbank2_sram_reader_level_w; +wire builder_ethernetsoc_csrbank2_sram_reader_slot0_re; +wire builder_ethernetsoc_csrbank2_sram_reader_slot0_r; +wire builder_ethernetsoc_csrbank2_sram_reader_slot0_w; +wire builder_ethernetsoc_csrbank2_sram_reader_length1_re; +wire [2:0] builder_ethernetsoc_csrbank2_sram_reader_length1_r; +wire [2:0] builder_ethernetsoc_csrbank2_sram_reader_length1_w; +wire builder_ethernetsoc_csrbank2_sram_reader_length0_re; +wire [7:0] builder_ethernetsoc_csrbank2_sram_reader_length0_r; +wire [7:0] builder_ethernetsoc_csrbank2_sram_reader_length0_w; +wire builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re; +wire builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_r; +wire builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_w; +wire builder_ethernetsoc_csrbank2_preamble_crc_re; +wire builder_ethernetsoc_csrbank2_preamble_crc_r; +wire builder_ethernetsoc_csrbank2_preamble_crc_w; +wire builder_ethernetsoc_csrbank2_preamble_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors3_w; +wire builder_ethernetsoc_csrbank2_preamble_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors2_w; +wire builder_ethernetsoc_csrbank2_preamble_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors1_w; +wire builder_ethernetsoc_csrbank2_preamble_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank2_preamble_errors0_w; +wire builder_ethernetsoc_csrbank2_crc_errors3_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors3_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors3_w; +wire builder_ethernetsoc_csrbank2_crc_errors2_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors2_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors2_w; +wire builder_ethernetsoc_csrbank2_crc_errors1_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors1_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors1_w; +wire builder_ethernetsoc_csrbank2_crc_errors0_re; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors0_r; +wire [7:0] builder_ethernetsoc_csrbank2_crc_errors0_w; +wire builder_ethernetsoc_csrbank2_sel; +wire [13:0] builder_ethernetsoc_interface3_bank_bus_adr; +wire builder_ethernetsoc_interface3_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface3_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface3_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank3_crg_reset0_re; +wire builder_ethernetsoc_csrbank3_crg_reset0_r; +wire builder_ethernetsoc_csrbank3_crg_reset0_w; +wire builder_ethernetsoc_csrbank3_mdio_w0_re; +wire [2:0] builder_ethernetsoc_csrbank3_mdio_w0_r; +wire [2:0] builder_ethernetsoc_csrbank3_mdio_w0_w; +wire builder_ethernetsoc_csrbank3_mdio_r_re; +wire builder_ethernetsoc_csrbank3_mdio_r_r; +wire builder_ethernetsoc_csrbank3_mdio_r_w; +wire builder_ethernetsoc_csrbank3_sel; +wire [13:0] builder_ethernetsoc_interface4_bank_bus_adr; +wire builder_ethernetsoc_interface4_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface4_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface4_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank4_dfii_control0_re; +wire [3:0] builder_ethernetsoc_csrbank4_dfii_control0_r; +wire [3:0] builder_ethernetsoc_csrbank4_dfii_control0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi0_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi1_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi2_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_command0_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_command0_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_command0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_address1_re; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_address1_r; +wire [5:0] builder_ethernetsoc_csrbank4_dfii_pi3_address1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_address0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_address0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_address0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_r; +wire [2:0] builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_w; +wire builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_re; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_r; +wire [7:0] builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_w; +wire builder_ethernetsoc_csrbank4_sel; +wire [13:0] builder_ethernetsoc_interface5_bank_bus_adr; +wire builder_ethernetsoc_interface5_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface5_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface5_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank5_load3_re; +wire [7:0] builder_ethernetsoc_csrbank5_load3_r; +wire [7:0] builder_ethernetsoc_csrbank5_load3_w; +wire builder_ethernetsoc_csrbank5_load2_re; +wire [7:0] builder_ethernetsoc_csrbank5_load2_r; +wire [7:0] builder_ethernetsoc_csrbank5_load2_w; +wire builder_ethernetsoc_csrbank5_load1_re; +wire [7:0] builder_ethernetsoc_csrbank5_load1_r; +wire [7:0] builder_ethernetsoc_csrbank5_load1_w; +wire builder_ethernetsoc_csrbank5_load0_re; +wire [7:0] builder_ethernetsoc_csrbank5_load0_r; +wire [7:0] builder_ethernetsoc_csrbank5_load0_w; +wire builder_ethernetsoc_csrbank5_reload3_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload3_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload3_w; +wire builder_ethernetsoc_csrbank5_reload2_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload2_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload2_w; +wire builder_ethernetsoc_csrbank5_reload1_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload1_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload1_w; +wire builder_ethernetsoc_csrbank5_reload0_re; +wire [7:0] builder_ethernetsoc_csrbank5_reload0_r; +wire [7:0] builder_ethernetsoc_csrbank5_reload0_w; +wire builder_ethernetsoc_csrbank5_en0_re; +wire builder_ethernetsoc_csrbank5_en0_r; +wire builder_ethernetsoc_csrbank5_en0_w; +wire builder_ethernetsoc_csrbank5_value3_re; +wire [7:0] builder_ethernetsoc_csrbank5_value3_r; +wire [7:0] builder_ethernetsoc_csrbank5_value3_w; +wire builder_ethernetsoc_csrbank5_value2_re; +wire [7:0] builder_ethernetsoc_csrbank5_value2_r; +wire [7:0] builder_ethernetsoc_csrbank5_value2_w; +wire builder_ethernetsoc_csrbank5_value1_re; +wire [7:0] builder_ethernetsoc_csrbank5_value1_r; +wire [7:0] builder_ethernetsoc_csrbank5_value1_w; +wire builder_ethernetsoc_csrbank5_value0_re; +wire [7:0] builder_ethernetsoc_csrbank5_value0_r; +wire [7:0] builder_ethernetsoc_csrbank5_value0_w; +wire builder_ethernetsoc_csrbank5_ev_enable0_re; +wire builder_ethernetsoc_csrbank5_ev_enable0_r; +wire builder_ethernetsoc_csrbank5_ev_enable0_w; +wire builder_ethernetsoc_csrbank5_sel; +wire [13:0] builder_ethernetsoc_interface6_bank_bus_adr; +wire builder_ethernetsoc_interface6_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface6_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface6_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank6_txfull_re; +wire builder_ethernetsoc_csrbank6_txfull_r; +wire builder_ethernetsoc_csrbank6_txfull_w; +wire builder_ethernetsoc_csrbank6_rxempty_re; +wire builder_ethernetsoc_csrbank6_rxempty_r; +wire builder_ethernetsoc_csrbank6_rxempty_w; +wire builder_ethernetsoc_csrbank6_ev_enable0_re; +wire [1:0] builder_ethernetsoc_csrbank6_ev_enable0_r; +wire [1:0] builder_ethernetsoc_csrbank6_ev_enable0_w; +wire builder_ethernetsoc_csrbank6_sel; +wire [13:0] builder_ethernetsoc_interface7_bank_bus_adr; +wire builder_ethernetsoc_interface7_bank_bus_we; +wire [7:0] builder_ethernetsoc_interface7_bank_bus_dat_w; +reg [7:0] builder_ethernetsoc_interface7_bank_bus_dat_r = 8'd0; +wire builder_ethernetsoc_csrbank7_tuning_word3_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word3_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word3_w; +wire builder_ethernetsoc_csrbank7_tuning_word2_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word2_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word2_w; +wire builder_ethernetsoc_csrbank7_tuning_word1_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word1_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word1_w; +wire builder_ethernetsoc_csrbank7_tuning_word0_re; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word0_r; +wire [7:0] builder_ethernetsoc_csrbank7_tuning_word0_w; +wire builder_ethernetsoc_csrbank7_sel; +wire [13:0] builder_ethernetsoc_adr; +wire builder_ethernetsoc_we; +wire [7:0] builder_ethernetsoc_dat_w; +wire [7:0] builder_ethernetsoc_dat_r; +reg builder_rhs_array_muxed0 = 1'd0; +reg [13:0] builder_rhs_array_muxed1 = 14'd0; +reg [2:0] builder_rhs_array_muxed2 = 3'd0; +reg builder_rhs_array_muxed3 = 1'd0; +reg builder_rhs_array_muxed4 = 1'd0; +reg builder_rhs_array_muxed5 = 1'd0; +reg builder_t_array_muxed0 = 1'd0; +reg builder_t_array_muxed1 = 1'd0; +reg builder_t_array_muxed2 = 1'd0; +reg builder_rhs_array_muxed6 = 1'd0; +reg [13:0] builder_rhs_array_muxed7 = 14'd0; +reg [2:0] builder_rhs_array_muxed8 = 3'd0; +reg builder_rhs_array_muxed9 = 1'd0; +reg builder_rhs_array_muxed10 = 1'd0; +reg builder_rhs_array_muxed11 = 1'd0; +reg builder_t_array_muxed3 = 1'd0; +reg builder_t_array_muxed4 = 1'd0; +reg builder_t_array_muxed5 = 1'd0; +reg [20:0] builder_rhs_array_muxed12 = 21'd0; +reg builder_rhs_array_muxed13 = 1'd0; +reg builder_rhs_array_muxed14 = 1'd0; +reg [20:0] builder_rhs_array_muxed15 = 21'd0; +reg builder_rhs_array_muxed16 = 1'd0; +reg builder_rhs_array_muxed17 = 1'd0; +reg [20:0] builder_rhs_array_muxed18 = 21'd0; +reg builder_rhs_array_muxed19 = 1'd0; +reg builder_rhs_array_muxed20 = 1'd0; +reg [20:0] builder_rhs_array_muxed21 = 21'd0; +reg builder_rhs_array_muxed22 = 1'd0; +reg builder_rhs_array_muxed23 = 1'd0; +reg [20:0] builder_rhs_array_muxed24 = 21'd0; +reg builder_rhs_array_muxed25 = 1'd0; +reg builder_rhs_array_muxed26 = 1'd0; +reg [20:0] builder_rhs_array_muxed27 = 21'd0; +reg builder_rhs_array_muxed28 = 1'd0; +reg builder_rhs_array_muxed29 = 1'd0; +reg [20:0] builder_rhs_array_muxed30 = 21'd0; +reg builder_rhs_array_muxed31 = 1'd0; +reg builder_rhs_array_muxed32 = 1'd0; +reg [20:0] builder_rhs_array_muxed33 = 21'd0; +reg builder_rhs_array_muxed34 = 1'd0; +reg builder_rhs_array_muxed35 = 1'd0; +reg [29:0] builder_rhs_array_muxed36 = 30'd0; +reg [31:0] builder_rhs_array_muxed37 = 32'd0; +reg [3:0] builder_rhs_array_muxed38 = 4'd0; +reg builder_rhs_array_muxed39 = 1'd0; +reg builder_rhs_array_muxed40 = 1'd0; +reg builder_rhs_array_muxed41 = 1'd0; +reg [2:0] builder_rhs_array_muxed42 = 3'd0; +reg [1:0] builder_rhs_array_muxed43 = 2'd0; +reg [29:0] builder_rhs_array_muxed44 = 30'd0; +reg [31:0] builder_rhs_array_muxed45 = 32'd0; +reg [3:0] builder_rhs_array_muxed46 = 4'd0; +reg builder_rhs_array_muxed47 = 1'd0; +reg builder_rhs_array_muxed48 = 1'd0; +reg builder_rhs_array_muxed49 = 1'd0; +reg [2:0] builder_rhs_array_muxed50 = 3'd0; +reg [1:0] builder_rhs_array_muxed51 = 2'd0; +reg [2:0] builder_array_muxed0 = 3'd0; +reg [13:0] builder_array_muxed1 = 14'd0; +reg builder_array_muxed2 = 1'd0; +reg builder_array_muxed3 = 1'd0; +reg builder_array_muxed4 = 1'd0; +reg builder_array_muxed5 = 1'd0; +reg builder_array_muxed6 = 1'd0; +reg [2:0] builder_array_muxed7 = 3'd0; +reg [13:0] builder_array_muxed8 = 14'd0; +reg builder_array_muxed9 = 1'd0; +reg builder_array_muxed10 = 1'd0; +reg builder_array_muxed11 = 1'd0; +reg builder_array_muxed12 = 1'd0; +reg builder_array_muxed13 = 1'd0; +reg [2:0] builder_array_muxed14 = 3'd0; +reg [13:0] builder_array_muxed15 = 14'd0; +reg builder_array_muxed16 = 1'd0; +reg builder_array_muxed17 = 1'd0; +reg builder_array_muxed18 = 1'd0; +reg builder_array_muxed19 = 1'd0; +reg builder_array_muxed20 = 1'd0; +reg [2:0] builder_array_muxed21 = 3'd0; +reg [13:0] builder_array_muxed22 = 14'd0; +reg builder_array_muxed23 = 1'd0; +reg builder_array_muxed24 = 1'd0; +reg builder_array_muxed25 = 1'd0; +reg builder_array_muxed26 = 1'd0; +reg builder_array_muxed27 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl0_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl0_regs1 = 1'd0; +wire builder_xilinxasyncresetsynchronizerimpl0; +wire builder_xilinxasyncresetsynchronizerimpl0_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl1; +wire builder_xilinxasyncresetsynchronizerimpl1_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl1_expr; +wire builder_xilinxasyncresetsynchronizerimpl2; +wire builder_xilinxasyncresetsynchronizerimpl2_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl2_expr; +wire builder_xilinxasyncresetsynchronizerimpl3; +wire builder_xilinxasyncresetsynchronizerimpl3_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl4; +wire builder_xilinxasyncresetsynchronizerimpl4_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl5_rst_meta; +wire builder_xilinxasyncresetsynchronizerimpl6_rst_meta; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl1_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl1_regs1 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl2_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl2_regs1 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl3_regs0 = 1'd0; +(* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl3_regs1 = 1'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl4_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl4_regs1 = 7'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl5_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl5_regs1 = 7'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl6_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl6_regs1 = 7'd0; +(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl7_regs0 = 7'd0; +(* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl7_regs1 = 7'd0; + +assign main_ethernetsoc_vexriscv_reset = main_ethernetsoc_ctrl_reset; +assign main_ethernetsoc_ctrl_bus_error = builder_ethernetsoc_error; +always @(*) begin + main_ethernetsoc_vexriscv_interrupt <= 32'd0; + main_ethernetsoc_vexriscv_interrupt[2] <= main_ev_irq; + main_ethernetsoc_vexriscv_interrupt[1] <= main_ethernetsoc_timer0_irq; + main_ethernetsoc_vexriscv_interrupt[0] <= main_ethernetsoc_uart_irq; +end +assign main_ethernetsoc_ctrl_reset = main_ethernetsoc_ctrl_reset_reset_re; +assign main_ethernetsoc_ctrl_bus_errors_status = main_ethernetsoc_ctrl_bus_errors; +assign main_ethernetsoc_rom_adr = main_ethernetsoc_rom_bus_adr[12:0]; +assign main_ethernetsoc_rom_bus_dat_r = main_ethernetsoc_rom_dat_r; +always @(*) begin + main_ethernetsoc_sram_we <= 4'd0; + main_ethernetsoc_sram_we[0] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[0]); + main_ethernetsoc_sram_we[1] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[1]); + main_ethernetsoc_sram_we[2] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[2]); + main_ethernetsoc_sram_we[3] <= (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & main_ethernetsoc_sram_bus_we) & main_ethernetsoc_sram_bus_sel[3]); +end +assign main_ethernetsoc_sram_adr = main_ethernetsoc_sram_bus_adr[12:0]; +assign main_ethernetsoc_sram_bus_dat_r = main_ethernetsoc_sram_dat_r; +assign main_ethernetsoc_sram_dat_w = main_ethernetsoc_sram_bus_dat_w; +assign main_ethernetsoc_uart_tx_fifo_sink_valid = main_ethernetsoc_uart_rxtx_re; +assign main_ethernetsoc_uart_tx_fifo_sink_payload_data = main_ethernetsoc_uart_rxtx_r; +assign main_ethernetsoc_uart_txfull_status = (~main_ethernetsoc_uart_tx_fifo_sink_ready); +assign main_ethernetsoc_uart_phy_sink_valid = main_ethernetsoc_uart_tx_fifo_source_valid; +assign main_ethernetsoc_uart_tx_fifo_source_ready = main_ethernetsoc_uart_phy_sink_ready; +assign main_ethernetsoc_uart_phy_sink_first = main_ethernetsoc_uart_tx_fifo_source_first; +assign main_ethernetsoc_uart_phy_sink_last = main_ethernetsoc_uart_tx_fifo_source_last; +assign main_ethernetsoc_uart_phy_sink_payload_data = main_ethernetsoc_uart_tx_fifo_source_payload_data; +assign main_ethernetsoc_uart_tx_trigger = (~main_ethernetsoc_uart_tx_fifo_sink_ready); +assign main_ethernetsoc_uart_rx_fifo_sink_valid = main_ethernetsoc_uart_phy_source_valid; +assign main_ethernetsoc_uart_phy_source_ready = main_ethernetsoc_uart_rx_fifo_sink_ready; +assign main_ethernetsoc_uart_rx_fifo_sink_first = main_ethernetsoc_uart_phy_source_first; +assign main_ethernetsoc_uart_rx_fifo_sink_last = main_ethernetsoc_uart_phy_source_last; +assign main_ethernetsoc_uart_rx_fifo_sink_payload_data = main_ethernetsoc_uart_phy_source_payload_data; +assign main_ethernetsoc_uart_rxempty_status = (~main_ethernetsoc_uart_rx_fifo_source_valid); +assign main_ethernetsoc_uart_rxtx_w = main_ethernetsoc_uart_rx_fifo_source_payload_data; +assign main_ethernetsoc_uart_rx_fifo_source_ready = main_ethernetsoc_uart_rx_clear; +assign main_ethernetsoc_uart_rx_trigger = (~main_ethernetsoc_uart_rx_fifo_source_valid); +always @(*) begin + main_ethernetsoc_uart_tx_clear <= 1'd0; + if ((main_ethernetsoc_uart_eventmanager_pending_re & main_ethernetsoc_uart_eventmanager_pending_r[0])) begin + main_ethernetsoc_uart_tx_clear <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_uart_eventmanager_status_w <= 2'd0; + main_ethernetsoc_uart_eventmanager_status_w[0] <= main_ethernetsoc_uart_tx_status; + main_ethernetsoc_uart_eventmanager_status_w[1] <= main_ethernetsoc_uart_rx_status; +end +always @(*) begin + main_ethernetsoc_uart_rx_clear <= 1'd0; + if ((main_ethernetsoc_uart_eventmanager_pending_re & main_ethernetsoc_uart_eventmanager_pending_r[1])) begin + main_ethernetsoc_uart_rx_clear <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_uart_eventmanager_pending_w <= 2'd0; + main_ethernetsoc_uart_eventmanager_pending_w[0] <= main_ethernetsoc_uart_tx_pending; + main_ethernetsoc_uart_eventmanager_pending_w[1] <= main_ethernetsoc_uart_rx_pending; +end +assign main_ethernetsoc_uart_irq = ((main_ethernetsoc_uart_eventmanager_pending_w[0] & main_ethernetsoc_uart_eventmanager_storage[0]) | (main_ethernetsoc_uart_eventmanager_pending_w[1] & main_ethernetsoc_uart_eventmanager_storage[1])); +assign main_ethernetsoc_uart_tx_status = main_ethernetsoc_uart_tx_trigger; +assign main_ethernetsoc_uart_rx_status = main_ethernetsoc_uart_rx_trigger; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_din = {main_ethernetsoc_uart_tx_fifo_fifo_in_last, main_ethernetsoc_uart_tx_fifo_fifo_in_first, main_ethernetsoc_uart_tx_fifo_fifo_in_payload_data}; +assign {main_ethernetsoc_uart_tx_fifo_fifo_out_last, main_ethernetsoc_uart_tx_fifo_fifo_out_first, main_ethernetsoc_uart_tx_fifo_fifo_out_payload_data} = main_ethernetsoc_uart_tx_fifo_syncfifo_dout; +assign main_ethernetsoc_uart_tx_fifo_sink_ready = main_ethernetsoc_uart_tx_fifo_syncfifo_writable; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_we = main_ethernetsoc_uart_tx_fifo_sink_valid; +assign main_ethernetsoc_uart_tx_fifo_fifo_in_first = main_ethernetsoc_uart_tx_fifo_sink_first; +assign main_ethernetsoc_uart_tx_fifo_fifo_in_last = main_ethernetsoc_uart_tx_fifo_sink_last; +assign main_ethernetsoc_uart_tx_fifo_fifo_in_payload_data = main_ethernetsoc_uart_tx_fifo_sink_payload_data; +assign main_ethernetsoc_uart_tx_fifo_source_valid = main_ethernetsoc_uart_tx_fifo_readable; +assign main_ethernetsoc_uart_tx_fifo_source_first = main_ethernetsoc_uart_tx_fifo_fifo_out_first; +assign main_ethernetsoc_uart_tx_fifo_source_last = main_ethernetsoc_uart_tx_fifo_fifo_out_last; +assign main_ethernetsoc_uart_tx_fifo_source_payload_data = main_ethernetsoc_uart_tx_fifo_fifo_out_payload_data; +assign main_ethernetsoc_uart_tx_fifo_re = main_ethernetsoc_uart_tx_fifo_source_ready; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_re = (main_ethernetsoc_uart_tx_fifo_syncfifo_readable & ((~main_ethernetsoc_uart_tx_fifo_readable) | main_ethernetsoc_uart_tx_fifo_re)); +assign main_ethernetsoc_uart_tx_fifo_level1 = (main_ethernetsoc_uart_tx_fifo_level0 + main_ethernetsoc_uart_tx_fifo_readable); +always @(*) begin + main_ethernetsoc_uart_tx_fifo_wrport_adr <= 4'd0; + if (main_ethernetsoc_uart_tx_fifo_replace) begin + main_ethernetsoc_uart_tx_fifo_wrport_adr <= (main_ethernetsoc_uart_tx_fifo_produce - 1'd1); + end else begin + main_ethernetsoc_uart_tx_fifo_wrport_adr <= main_ethernetsoc_uart_tx_fifo_produce; + end +end +assign main_ethernetsoc_uart_tx_fifo_wrport_dat_w = main_ethernetsoc_uart_tx_fifo_syncfifo_din; +assign main_ethernetsoc_uart_tx_fifo_wrport_we = (main_ethernetsoc_uart_tx_fifo_syncfifo_we & (main_ethernetsoc_uart_tx_fifo_syncfifo_writable | main_ethernetsoc_uart_tx_fifo_replace)); +assign main_ethernetsoc_uart_tx_fifo_do_read = (main_ethernetsoc_uart_tx_fifo_syncfifo_readable & main_ethernetsoc_uart_tx_fifo_syncfifo_re); +assign main_ethernetsoc_uart_tx_fifo_rdport_adr = main_ethernetsoc_uart_tx_fifo_consume; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_dout = main_ethernetsoc_uart_tx_fifo_rdport_dat_r; +assign main_ethernetsoc_uart_tx_fifo_rdport_re = main_ethernetsoc_uart_tx_fifo_do_read; +assign main_ethernetsoc_uart_tx_fifo_syncfifo_writable = (main_ethernetsoc_uart_tx_fifo_level0 != 5'd16); +assign main_ethernetsoc_uart_tx_fifo_syncfifo_readable = (main_ethernetsoc_uart_tx_fifo_level0 != 1'd0); +assign main_ethernetsoc_uart_rx_fifo_syncfifo_din = {main_ethernetsoc_uart_rx_fifo_fifo_in_last, main_ethernetsoc_uart_rx_fifo_fifo_in_first, main_ethernetsoc_uart_rx_fifo_fifo_in_payload_data}; +assign {main_ethernetsoc_uart_rx_fifo_fifo_out_last, main_ethernetsoc_uart_rx_fifo_fifo_out_first, main_ethernetsoc_uart_rx_fifo_fifo_out_payload_data} = main_ethernetsoc_uart_rx_fifo_syncfifo_dout; +assign main_ethernetsoc_uart_rx_fifo_sink_ready = main_ethernetsoc_uart_rx_fifo_syncfifo_writable; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_we = main_ethernetsoc_uart_rx_fifo_sink_valid; +assign main_ethernetsoc_uart_rx_fifo_fifo_in_first = main_ethernetsoc_uart_rx_fifo_sink_first; +assign main_ethernetsoc_uart_rx_fifo_fifo_in_last = main_ethernetsoc_uart_rx_fifo_sink_last; +assign main_ethernetsoc_uart_rx_fifo_fifo_in_payload_data = main_ethernetsoc_uart_rx_fifo_sink_payload_data; +assign main_ethernetsoc_uart_rx_fifo_source_valid = main_ethernetsoc_uart_rx_fifo_readable; +assign main_ethernetsoc_uart_rx_fifo_source_first = main_ethernetsoc_uart_rx_fifo_fifo_out_first; +assign main_ethernetsoc_uart_rx_fifo_source_last = main_ethernetsoc_uart_rx_fifo_fifo_out_last; +assign main_ethernetsoc_uart_rx_fifo_source_payload_data = main_ethernetsoc_uart_rx_fifo_fifo_out_payload_data; +assign main_ethernetsoc_uart_rx_fifo_re = main_ethernetsoc_uart_rx_fifo_source_ready; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_re = (main_ethernetsoc_uart_rx_fifo_syncfifo_readable & ((~main_ethernetsoc_uart_rx_fifo_readable) | main_ethernetsoc_uart_rx_fifo_re)); +assign main_ethernetsoc_uart_rx_fifo_level1 = (main_ethernetsoc_uart_rx_fifo_level0 + main_ethernetsoc_uart_rx_fifo_readable); +always @(*) begin + main_ethernetsoc_uart_rx_fifo_wrport_adr <= 4'd0; + if (main_ethernetsoc_uart_rx_fifo_replace) begin + main_ethernetsoc_uart_rx_fifo_wrport_adr <= (main_ethernetsoc_uart_rx_fifo_produce - 1'd1); + end else begin + main_ethernetsoc_uart_rx_fifo_wrport_adr <= main_ethernetsoc_uart_rx_fifo_produce; + end +end +assign main_ethernetsoc_uart_rx_fifo_wrport_dat_w = main_ethernetsoc_uart_rx_fifo_syncfifo_din; +assign main_ethernetsoc_uart_rx_fifo_wrport_we = (main_ethernetsoc_uart_rx_fifo_syncfifo_we & (main_ethernetsoc_uart_rx_fifo_syncfifo_writable | main_ethernetsoc_uart_rx_fifo_replace)); +assign main_ethernetsoc_uart_rx_fifo_do_read = (main_ethernetsoc_uart_rx_fifo_syncfifo_readable & main_ethernetsoc_uart_rx_fifo_syncfifo_re); +assign main_ethernetsoc_uart_rx_fifo_rdport_adr = main_ethernetsoc_uart_rx_fifo_consume; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_dout = main_ethernetsoc_uart_rx_fifo_rdport_dat_r; +assign main_ethernetsoc_uart_rx_fifo_rdport_re = main_ethernetsoc_uart_rx_fifo_do_read; +assign main_ethernetsoc_uart_rx_fifo_syncfifo_writable = (main_ethernetsoc_uart_rx_fifo_level0 != 5'd16); +assign main_ethernetsoc_uart_rx_fifo_syncfifo_readable = (main_ethernetsoc_uart_rx_fifo_level0 != 1'd0); +assign main_ethernetsoc_timer0_zero_trigger = (main_ethernetsoc_timer0_value != 1'd0); +assign main_ethernetsoc_timer0_eventmanager_status_w = main_ethernetsoc_timer0_zero_status; +always @(*) begin + main_ethernetsoc_timer0_zero_clear <= 1'd0; + if ((main_ethernetsoc_timer0_eventmanager_pending_re & main_ethernetsoc_timer0_eventmanager_pending_r)) begin + main_ethernetsoc_timer0_zero_clear <= 1'd1; + end +end +assign main_ethernetsoc_timer0_eventmanager_pending_w = main_ethernetsoc_timer0_zero_pending; +assign main_ethernetsoc_timer0_irq = (main_ethernetsoc_timer0_eventmanager_pending_w & main_ethernetsoc_timer0_eventmanager_storage); +assign main_ethernetsoc_timer0_zero_status = main_ethernetsoc_timer0_zero_trigger; +assign main_ethernetsoc_reset = (~cpu_reset); +assign eth_ref_clk = eth_clk; +assign main_ethernetsoc_clkin = clk100; +assign sys_clk = main_ethernetsoc_clkout_buf0; +assign sys4x_clk = main_ethernetsoc_clkout_buf1; +assign sys4x_dqs_clk = main_ethernetsoc_clkout_buf2; +assign clk200_clk = main_ethernetsoc_clkout_buf3; +assign eth_clk = main_ethernetsoc_clkout_buf4; +always @(*) begin + main_ethernetsoc_a7ddrphy_dqs_serdes_pattern <= 8'd85; + if ((main_ethernetsoc_a7ddrphy_dqs_preamble | main_ethernetsoc_a7ddrphy_dqs_postamble)) begin + main_ethernetsoc_a7ddrphy_dqs_serdes_pattern <= 1'd0; + end else begin + main_ethernetsoc_a7ddrphy_dqs_serdes_pattern <= 7'd85; + end +end +assign main_ethernetsoc_a7ddrphy_bitslip0_i = main_ethernetsoc_a7ddrphy_dq_i_data0; +assign main_ethernetsoc_a7ddrphy_bitslip1_i = main_ethernetsoc_a7ddrphy_dq_i_data1; +assign main_ethernetsoc_a7ddrphy_bitslip2_i = main_ethernetsoc_a7ddrphy_dq_i_data2; +assign main_ethernetsoc_a7ddrphy_bitslip3_i = main_ethernetsoc_a7ddrphy_dq_i_data3; +assign main_ethernetsoc_a7ddrphy_bitslip4_i = main_ethernetsoc_a7ddrphy_dq_i_data4; +assign main_ethernetsoc_a7ddrphy_bitslip5_i = main_ethernetsoc_a7ddrphy_dq_i_data5; +assign main_ethernetsoc_a7ddrphy_bitslip6_i = main_ethernetsoc_a7ddrphy_dq_i_data6; +assign main_ethernetsoc_a7ddrphy_bitslip7_i = main_ethernetsoc_a7ddrphy_dq_i_data7; +assign main_ethernetsoc_a7ddrphy_bitslip8_i = main_ethernetsoc_a7ddrphy_dq_i_data8; +assign main_ethernetsoc_a7ddrphy_bitslip9_i = main_ethernetsoc_a7ddrphy_dq_i_data9; +assign main_ethernetsoc_a7ddrphy_bitslip10_i = main_ethernetsoc_a7ddrphy_dq_i_data10; +assign main_ethernetsoc_a7ddrphy_bitslip11_i = main_ethernetsoc_a7ddrphy_dq_i_data11; +assign main_ethernetsoc_a7ddrphy_bitslip12_i = main_ethernetsoc_a7ddrphy_dq_i_data12; +assign main_ethernetsoc_a7ddrphy_bitslip13_i = main_ethernetsoc_a7ddrphy_dq_i_data13; +assign main_ethernetsoc_a7ddrphy_bitslip14_i = main_ethernetsoc_a7ddrphy_dq_i_data14; +assign main_ethernetsoc_a7ddrphy_bitslip15_i = main_ethernetsoc_a7ddrphy_dq_i_data15; +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p0_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[1]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[0]; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[1]; +end +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p1_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[3]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[2]; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[3]; +end +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p2_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[5]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[4]; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[5]; +end +always @(*) begin + main_ethernetsoc_a7ddrphy_dfi_p3_rddata <= 32'd0; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[0] <= main_ethernetsoc_a7ddrphy_bitslip0_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[16] <= main_ethernetsoc_a7ddrphy_bitslip0_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[1] <= main_ethernetsoc_a7ddrphy_bitslip1_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[17] <= main_ethernetsoc_a7ddrphy_bitslip1_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[2] <= main_ethernetsoc_a7ddrphy_bitslip2_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[18] <= main_ethernetsoc_a7ddrphy_bitslip2_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[3] <= main_ethernetsoc_a7ddrphy_bitslip3_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[19] <= main_ethernetsoc_a7ddrphy_bitslip3_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[4] <= main_ethernetsoc_a7ddrphy_bitslip4_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[20] <= main_ethernetsoc_a7ddrphy_bitslip4_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[5] <= main_ethernetsoc_a7ddrphy_bitslip5_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[21] <= main_ethernetsoc_a7ddrphy_bitslip5_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[6] <= main_ethernetsoc_a7ddrphy_bitslip6_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[22] <= main_ethernetsoc_a7ddrphy_bitslip6_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[7] <= main_ethernetsoc_a7ddrphy_bitslip7_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[23] <= main_ethernetsoc_a7ddrphy_bitslip7_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[8] <= main_ethernetsoc_a7ddrphy_bitslip8_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[24] <= main_ethernetsoc_a7ddrphy_bitslip8_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[9] <= main_ethernetsoc_a7ddrphy_bitslip9_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[25] <= main_ethernetsoc_a7ddrphy_bitslip9_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[10] <= main_ethernetsoc_a7ddrphy_bitslip10_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[26] <= main_ethernetsoc_a7ddrphy_bitslip10_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[11] <= main_ethernetsoc_a7ddrphy_bitslip11_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[27] <= main_ethernetsoc_a7ddrphy_bitslip11_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[12] <= main_ethernetsoc_a7ddrphy_bitslip12_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[28] <= main_ethernetsoc_a7ddrphy_bitslip12_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[13] <= main_ethernetsoc_a7ddrphy_bitslip13_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[29] <= main_ethernetsoc_a7ddrphy_bitslip13_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[14] <= main_ethernetsoc_a7ddrphy_bitslip14_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[30] <= main_ethernetsoc_a7ddrphy_bitslip14_o[7]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[15] <= main_ethernetsoc_a7ddrphy_bitslip15_o[6]; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata[31] <= main_ethernetsoc_a7ddrphy_bitslip15_o[7]; +end +assign main_ethernetsoc_a7ddrphy_oe = ((main_ethernetsoc_a7ddrphy_last_wrdata_en[1] | main_ethernetsoc_a7ddrphy_last_wrdata_en[2]) | main_ethernetsoc_a7ddrphy_last_wrdata_en[3]); +assign main_ethernetsoc_a7ddrphy_dqs_preamble = (main_ethernetsoc_a7ddrphy_last_wrdata_en[1] & (~main_ethernetsoc_a7ddrphy_last_wrdata_en[2])); +assign main_ethernetsoc_a7ddrphy_dqs_postamble = (main_ethernetsoc_a7ddrphy_last_wrdata_en[3] & (~main_ethernetsoc_a7ddrphy_last_wrdata_en[2])); +assign main_ethernetsoc_a7ddrphy_dfi_p0_address = main_ethernetsoc_sdram_master_p0_address; +assign main_ethernetsoc_a7ddrphy_dfi_p0_bank = main_ethernetsoc_sdram_master_p0_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p0_cas_n = main_ethernetsoc_sdram_master_p0_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_cs_n = main_ethernetsoc_sdram_master_p0_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_ras_n = main_ethernetsoc_sdram_master_p0_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_we_n = main_ethernetsoc_sdram_master_p0_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_cke = main_ethernetsoc_sdram_master_p0_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p0_odt = main_ethernetsoc_sdram_master_p0_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p0_reset_n = main_ethernetsoc_sdram_master_p0_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_act_n = main_ethernetsoc_sdram_master_p0_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p0_wrdata = main_ethernetsoc_sdram_master_p0_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_en = main_ethernetsoc_sdram_master_p0_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask = main_ethernetsoc_sdram_master_p0_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p0_rddata_en = main_ethernetsoc_sdram_master_p0_rddata_en; +assign main_ethernetsoc_sdram_master_p0_rddata = main_ethernetsoc_a7ddrphy_dfi_p0_rddata; +assign main_ethernetsoc_sdram_master_p0_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid; +assign main_ethernetsoc_a7ddrphy_dfi_p1_address = main_ethernetsoc_sdram_master_p1_address; +assign main_ethernetsoc_a7ddrphy_dfi_p1_bank = main_ethernetsoc_sdram_master_p1_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p1_cas_n = main_ethernetsoc_sdram_master_p1_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_cs_n = main_ethernetsoc_sdram_master_p1_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_ras_n = main_ethernetsoc_sdram_master_p1_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_we_n = main_ethernetsoc_sdram_master_p1_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_cke = main_ethernetsoc_sdram_master_p1_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p1_odt = main_ethernetsoc_sdram_master_p1_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p1_reset_n = main_ethernetsoc_sdram_master_p1_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_act_n = main_ethernetsoc_sdram_master_p1_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p1_wrdata = main_ethernetsoc_sdram_master_p1_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_en = main_ethernetsoc_sdram_master_p1_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask = main_ethernetsoc_sdram_master_p1_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p1_rddata_en = main_ethernetsoc_sdram_master_p1_rddata_en; +assign main_ethernetsoc_sdram_master_p1_rddata = main_ethernetsoc_a7ddrphy_dfi_p1_rddata; +assign main_ethernetsoc_sdram_master_p1_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid; +assign main_ethernetsoc_a7ddrphy_dfi_p2_address = main_ethernetsoc_sdram_master_p2_address; +assign main_ethernetsoc_a7ddrphy_dfi_p2_bank = main_ethernetsoc_sdram_master_p2_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p2_cas_n = main_ethernetsoc_sdram_master_p2_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_cs_n = main_ethernetsoc_sdram_master_p2_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_ras_n = main_ethernetsoc_sdram_master_p2_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_we_n = main_ethernetsoc_sdram_master_p2_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_cke = main_ethernetsoc_sdram_master_p2_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p2_odt = main_ethernetsoc_sdram_master_p2_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p2_reset_n = main_ethernetsoc_sdram_master_p2_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_act_n = main_ethernetsoc_sdram_master_p2_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p2_wrdata = main_ethernetsoc_sdram_master_p2_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_en = main_ethernetsoc_sdram_master_p2_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask = main_ethernetsoc_sdram_master_p2_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p2_rddata_en = main_ethernetsoc_sdram_master_p2_rddata_en; +assign main_ethernetsoc_sdram_master_p2_rddata = main_ethernetsoc_a7ddrphy_dfi_p2_rddata; +assign main_ethernetsoc_sdram_master_p2_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid; +assign main_ethernetsoc_a7ddrphy_dfi_p3_address = main_ethernetsoc_sdram_master_p3_address; +assign main_ethernetsoc_a7ddrphy_dfi_p3_bank = main_ethernetsoc_sdram_master_p3_bank; +assign main_ethernetsoc_a7ddrphy_dfi_p3_cas_n = main_ethernetsoc_sdram_master_p3_cas_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_cs_n = main_ethernetsoc_sdram_master_p3_cs_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_ras_n = main_ethernetsoc_sdram_master_p3_ras_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_we_n = main_ethernetsoc_sdram_master_p3_we_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_cke = main_ethernetsoc_sdram_master_p3_cke; +assign main_ethernetsoc_a7ddrphy_dfi_p3_odt = main_ethernetsoc_sdram_master_p3_odt; +assign main_ethernetsoc_a7ddrphy_dfi_p3_reset_n = main_ethernetsoc_sdram_master_p3_reset_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_act_n = main_ethernetsoc_sdram_master_p3_act_n; +assign main_ethernetsoc_a7ddrphy_dfi_p3_wrdata = main_ethernetsoc_sdram_master_p3_wrdata; +assign main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_en = main_ethernetsoc_sdram_master_p3_wrdata_en; +assign main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask = main_ethernetsoc_sdram_master_p3_wrdata_mask; +assign main_ethernetsoc_a7ddrphy_dfi_p3_rddata_en = main_ethernetsoc_sdram_master_p3_rddata_en; +assign main_ethernetsoc_sdram_master_p3_rddata = main_ethernetsoc_a7ddrphy_dfi_p3_rddata; +assign main_ethernetsoc_sdram_master_p3_rddata_valid = main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid; +assign main_ethernetsoc_sdram_slave_p0_address = main_ethernetsoc_sdram_dfi_p0_address; +assign main_ethernetsoc_sdram_slave_p0_bank = main_ethernetsoc_sdram_dfi_p0_bank; +assign main_ethernetsoc_sdram_slave_p0_cas_n = main_ethernetsoc_sdram_dfi_p0_cas_n; +assign main_ethernetsoc_sdram_slave_p0_cs_n = main_ethernetsoc_sdram_dfi_p0_cs_n; +assign main_ethernetsoc_sdram_slave_p0_ras_n = main_ethernetsoc_sdram_dfi_p0_ras_n; +assign main_ethernetsoc_sdram_slave_p0_we_n = main_ethernetsoc_sdram_dfi_p0_we_n; +assign main_ethernetsoc_sdram_slave_p0_cke = main_ethernetsoc_sdram_dfi_p0_cke; +assign main_ethernetsoc_sdram_slave_p0_odt = main_ethernetsoc_sdram_dfi_p0_odt; +assign main_ethernetsoc_sdram_slave_p0_reset_n = main_ethernetsoc_sdram_dfi_p0_reset_n; +assign main_ethernetsoc_sdram_slave_p0_act_n = main_ethernetsoc_sdram_dfi_p0_act_n; +assign main_ethernetsoc_sdram_slave_p0_wrdata = main_ethernetsoc_sdram_dfi_p0_wrdata; +assign main_ethernetsoc_sdram_slave_p0_wrdata_en = main_ethernetsoc_sdram_dfi_p0_wrdata_en; +assign main_ethernetsoc_sdram_slave_p0_wrdata_mask = main_ethernetsoc_sdram_dfi_p0_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p0_rddata_en = main_ethernetsoc_sdram_dfi_p0_rddata_en; +assign main_ethernetsoc_sdram_dfi_p0_rddata = main_ethernetsoc_sdram_slave_p0_rddata; +assign main_ethernetsoc_sdram_dfi_p0_rddata_valid = main_ethernetsoc_sdram_slave_p0_rddata_valid; +assign main_ethernetsoc_sdram_slave_p1_address = main_ethernetsoc_sdram_dfi_p1_address; +assign main_ethernetsoc_sdram_slave_p1_bank = main_ethernetsoc_sdram_dfi_p1_bank; +assign main_ethernetsoc_sdram_slave_p1_cas_n = main_ethernetsoc_sdram_dfi_p1_cas_n; +assign main_ethernetsoc_sdram_slave_p1_cs_n = main_ethernetsoc_sdram_dfi_p1_cs_n; +assign main_ethernetsoc_sdram_slave_p1_ras_n = main_ethernetsoc_sdram_dfi_p1_ras_n; +assign main_ethernetsoc_sdram_slave_p1_we_n = main_ethernetsoc_sdram_dfi_p1_we_n; +assign main_ethernetsoc_sdram_slave_p1_cke = main_ethernetsoc_sdram_dfi_p1_cke; +assign main_ethernetsoc_sdram_slave_p1_odt = main_ethernetsoc_sdram_dfi_p1_odt; +assign main_ethernetsoc_sdram_slave_p1_reset_n = main_ethernetsoc_sdram_dfi_p1_reset_n; +assign main_ethernetsoc_sdram_slave_p1_act_n = main_ethernetsoc_sdram_dfi_p1_act_n; +assign main_ethernetsoc_sdram_slave_p1_wrdata = main_ethernetsoc_sdram_dfi_p1_wrdata; +assign main_ethernetsoc_sdram_slave_p1_wrdata_en = main_ethernetsoc_sdram_dfi_p1_wrdata_en; +assign main_ethernetsoc_sdram_slave_p1_wrdata_mask = main_ethernetsoc_sdram_dfi_p1_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p1_rddata_en = main_ethernetsoc_sdram_dfi_p1_rddata_en; +assign main_ethernetsoc_sdram_dfi_p1_rddata = main_ethernetsoc_sdram_slave_p1_rddata; +assign main_ethernetsoc_sdram_dfi_p1_rddata_valid = main_ethernetsoc_sdram_slave_p1_rddata_valid; +assign main_ethernetsoc_sdram_slave_p2_address = main_ethernetsoc_sdram_dfi_p2_address; +assign main_ethernetsoc_sdram_slave_p2_bank = main_ethernetsoc_sdram_dfi_p2_bank; +assign main_ethernetsoc_sdram_slave_p2_cas_n = main_ethernetsoc_sdram_dfi_p2_cas_n; +assign main_ethernetsoc_sdram_slave_p2_cs_n = main_ethernetsoc_sdram_dfi_p2_cs_n; +assign main_ethernetsoc_sdram_slave_p2_ras_n = main_ethernetsoc_sdram_dfi_p2_ras_n; +assign main_ethernetsoc_sdram_slave_p2_we_n = main_ethernetsoc_sdram_dfi_p2_we_n; +assign main_ethernetsoc_sdram_slave_p2_cke = main_ethernetsoc_sdram_dfi_p2_cke; +assign main_ethernetsoc_sdram_slave_p2_odt = main_ethernetsoc_sdram_dfi_p2_odt; +assign main_ethernetsoc_sdram_slave_p2_reset_n = main_ethernetsoc_sdram_dfi_p2_reset_n; +assign main_ethernetsoc_sdram_slave_p2_act_n = main_ethernetsoc_sdram_dfi_p2_act_n; +assign main_ethernetsoc_sdram_slave_p2_wrdata = main_ethernetsoc_sdram_dfi_p2_wrdata; +assign main_ethernetsoc_sdram_slave_p2_wrdata_en = main_ethernetsoc_sdram_dfi_p2_wrdata_en; +assign main_ethernetsoc_sdram_slave_p2_wrdata_mask = main_ethernetsoc_sdram_dfi_p2_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p2_rddata_en = main_ethernetsoc_sdram_dfi_p2_rddata_en; +assign main_ethernetsoc_sdram_dfi_p2_rddata = main_ethernetsoc_sdram_slave_p2_rddata; +assign main_ethernetsoc_sdram_dfi_p2_rddata_valid = main_ethernetsoc_sdram_slave_p2_rddata_valid; +assign main_ethernetsoc_sdram_slave_p3_address = main_ethernetsoc_sdram_dfi_p3_address; +assign main_ethernetsoc_sdram_slave_p3_bank = main_ethernetsoc_sdram_dfi_p3_bank; +assign main_ethernetsoc_sdram_slave_p3_cas_n = main_ethernetsoc_sdram_dfi_p3_cas_n; +assign main_ethernetsoc_sdram_slave_p3_cs_n = main_ethernetsoc_sdram_dfi_p3_cs_n; +assign main_ethernetsoc_sdram_slave_p3_ras_n = main_ethernetsoc_sdram_dfi_p3_ras_n; +assign main_ethernetsoc_sdram_slave_p3_we_n = main_ethernetsoc_sdram_dfi_p3_we_n; +assign main_ethernetsoc_sdram_slave_p3_cke = main_ethernetsoc_sdram_dfi_p3_cke; +assign main_ethernetsoc_sdram_slave_p3_odt = main_ethernetsoc_sdram_dfi_p3_odt; +assign main_ethernetsoc_sdram_slave_p3_reset_n = main_ethernetsoc_sdram_dfi_p3_reset_n; +assign main_ethernetsoc_sdram_slave_p3_act_n = main_ethernetsoc_sdram_dfi_p3_act_n; +assign main_ethernetsoc_sdram_slave_p3_wrdata = main_ethernetsoc_sdram_dfi_p3_wrdata; +assign main_ethernetsoc_sdram_slave_p3_wrdata_en = main_ethernetsoc_sdram_dfi_p3_wrdata_en; +assign main_ethernetsoc_sdram_slave_p3_wrdata_mask = main_ethernetsoc_sdram_dfi_p3_wrdata_mask; +assign main_ethernetsoc_sdram_slave_p3_rddata_en = main_ethernetsoc_sdram_dfi_p3_rddata_en; +assign main_ethernetsoc_sdram_dfi_p3_rddata = main_ethernetsoc_sdram_slave_p3_rddata; +assign main_ethernetsoc_sdram_dfi_p3_rddata_valid = main_ethernetsoc_sdram_slave_p3_rddata_valid; +always @(*) begin + main_ethernetsoc_sdram_slave_p3_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p3_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_inti_p0_rddata <= 32'd0; + main_ethernetsoc_sdram_inti_p0_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p0_address <= 14'd0; + main_ethernetsoc_sdram_master_p0_bank <= 3'd0; + main_ethernetsoc_sdram_master_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_cke <= 1'd0; + main_ethernetsoc_sdram_master_p0_odt <= 1'd0; + main_ethernetsoc_sdram_master_p0_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p0_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p0_wrdata <= 32'd0; + main_ethernetsoc_sdram_inti_p1_rddata <= 32'd0; + main_ethernetsoc_sdram_master_p0_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_inti_p1_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p0_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p0_rddata_en <= 1'd0; + main_ethernetsoc_sdram_master_p1_address <= 14'd0; + main_ethernetsoc_sdram_master_p1_bank <= 3'd0; + main_ethernetsoc_sdram_master_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_cke <= 1'd0; + main_ethernetsoc_sdram_master_p1_odt <= 1'd0; + main_ethernetsoc_sdram_master_p1_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p1_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p1_wrdata <= 32'd0; + main_ethernetsoc_sdram_inti_p2_rddata <= 32'd0; + main_ethernetsoc_sdram_master_p1_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_inti_p2_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p1_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p1_rddata_en <= 1'd0; + main_ethernetsoc_sdram_master_p2_address <= 14'd0; + main_ethernetsoc_sdram_master_p2_bank <= 3'd0; + main_ethernetsoc_sdram_master_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_cke <= 1'd0; + main_ethernetsoc_sdram_master_p2_odt <= 1'd0; + main_ethernetsoc_sdram_master_p2_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p2_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p2_wrdata <= 32'd0; + main_ethernetsoc_sdram_inti_p3_rddata <= 32'd0; + main_ethernetsoc_sdram_master_p2_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_inti_p3_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_master_p2_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p2_rddata_en <= 1'd0; + main_ethernetsoc_sdram_master_p3_address <= 14'd0; + main_ethernetsoc_sdram_master_p3_bank <= 3'd0; + main_ethernetsoc_sdram_master_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_cs_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_ras_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_we_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_cke <= 1'd0; + main_ethernetsoc_sdram_master_p3_odt <= 1'd0; + main_ethernetsoc_sdram_master_p3_reset_n <= 1'd0; + main_ethernetsoc_sdram_master_p3_act_n <= 1'd1; + main_ethernetsoc_sdram_master_p3_wrdata <= 32'd0; + main_ethernetsoc_sdram_master_p3_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_master_p3_wrdata_mask <= 4'd0; + main_ethernetsoc_sdram_master_p3_rddata_en <= 1'd0; + main_ethernetsoc_sdram_slave_p0_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p0_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_slave_p1_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p1_rddata_valid <= 1'd0; + main_ethernetsoc_sdram_slave_p2_rddata <= 32'd0; + main_ethernetsoc_sdram_slave_p2_rddata_valid <= 1'd0; + if (main_ethernetsoc_sdram_storage[0]) begin + main_ethernetsoc_sdram_master_p0_address <= main_ethernetsoc_sdram_slave_p0_address; + main_ethernetsoc_sdram_master_p0_bank <= main_ethernetsoc_sdram_slave_p0_bank; + main_ethernetsoc_sdram_master_p0_cas_n <= main_ethernetsoc_sdram_slave_p0_cas_n; + main_ethernetsoc_sdram_master_p0_cs_n <= main_ethernetsoc_sdram_slave_p0_cs_n; + main_ethernetsoc_sdram_master_p0_ras_n <= main_ethernetsoc_sdram_slave_p0_ras_n; + main_ethernetsoc_sdram_master_p0_we_n <= main_ethernetsoc_sdram_slave_p0_we_n; + main_ethernetsoc_sdram_master_p0_cke <= main_ethernetsoc_sdram_slave_p0_cke; + main_ethernetsoc_sdram_master_p0_odt <= main_ethernetsoc_sdram_slave_p0_odt; + main_ethernetsoc_sdram_master_p0_reset_n <= main_ethernetsoc_sdram_slave_p0_reset_n; + main_ethernetsoc_sdram_master_p0_act_n <= main_ethernetsoc_sdram_slave_p0_act_n; + main_ethernetsoc_sdram_master_p0_wrdata <= main_ethernetsoc_sdram_slave_p0_wrdata; + main_ethernetsoc_sdram_master_p0_wrdata_en <= main_ethernetsoc_sdram_slave_p0_wrdata_en; + main_ethernetsoc_sdram_master_p0_wrdata_mask <= main_ethernetsoc_sdram_slave_p0_wrdata_mask; + main_ethernetsoc_sdram_master_p0_rddata_en <= main_ethernetsoc_sdram_slave_p0_rddata_en; + main_ethernetsoc_sdram_slave_p0_rddata <= main_ethernetsoc_sdram_master_p0_rddata; + main_ethernetsoc_sdram_slave_p0_rddata_valid <= main_ethernetsoc_sdram_master_p0_rddata_valid; + main_ethernetsoc_sdram_master_p1_address <= main_ethernetsoc_sdram_slave_p1_address; + main_ethernetsoc_sdram_master_p1_bank <= main_ethernetsoc_sdram_slave_p1_bank; + main_ethernetsoc_sdram_master_p1_cas_n <= main_ethernetsoc_sdram_slave_p1_cas_n; + main_ethernetsoc_sdram_master_p1_cs_n <= main_ethernetsoc_sdram_slave_p1_cs_n; + main_ethernetsoc_sdram_master_p1_ras_n <= main_ethernetsoc_sdram_slave_p1_ras_n; + main_ethernetsoc_sdram_master_p1_we_n <= main_ethernetsoc_sdram_slave_p1_we_n; + main_ethernetsoc_sdram_master_p1_cke <= main_ethernetsoc_sdram_slave_p1_cke; + main_ethernetsoc_sdram_master_p1_odt <= main_ethernetsoc_sdram_slave_p1_odt; + main_ethernetsoc_sdram_master_p1_reset_n <= main_ethernetsoc_sdram_slave_p1_reset_n; + main_ethernetsoc_sdram_master_p1_act_n <= main_ethernetsoc_sdram_slave_p1_act_n; + main_ethernetsoc_sdram_master_p1_wrdata <= main_ethernetsoc_sdram_slave_p1_wrdata; + main_ethernetsoc_sdram_master_p1_wrdata_en <= main_ethernetsoc_sdram_slave_p1_wrdata_en; + main_ethernetsoc_sdram_master_p1_wrdata_mask <= main_ethernetsoc_sdram_slave_p1_wrdata_mask; + main_ethernetsoc_sdram_master_p1_rddata_en <= main_ethernetsoc_sdram_slave_p1_rddata_en; + main_ethernetsoc_sdram_slave_p1_rddata <= main_ethernetsoc_sdram_master_p1_rddata; + main_ethernetsoc_sdram_slave_p1_rddata_valid <= main_ethernetsoc_sdram_master_p1_rddata_valid; + main_ethernetsoc_sdram_master_p2_address <= main_ethernetsoc_sdram_slave_p2_address; + main_ethernetsoc_sdram_master_p2_bank <= main_ethernetsoc_sdram_slave_p2_bank; + main_ethernetsoc_sdram_master_p2_cas_n <= main_ethernetsoc_sdram_slave_p2_cas_n; + main_ethernetsoc_sdram_master_p2_cs_n <= main_ethernetsoc_sdram_slave_p2_cs_n; + main_ethernetsoc_sdram_master_p2_ras_n <= main_ethernetsoc_sdram_slave_p2_ras_n; + main_ethernetsoc_sdram_master_p2_we_n <= main_ethernetsoc_sdram_slave_p2_we_n; + main_ethernetsoc_sdram_master_p2_cke <= main_ethernetsoc_sdram_slave_p2_cke; + main_ethernetsoc_sdram_master_p2_odt <= main_ethernetsoc_sdram_slave_p2_odt; + main_ethernetsoc_sdram_master_p2_reset_n <= main_ethernetsoc_sdram_slave_p2_reset_n; + main_ethernetsoc_sdram_master_p2_act_n <= main_ethernetsoc_sdram_slave_p2_act_n; + main_ethernetsoc_sdram_master_p2_wrdata <= main_ethernetsoc_sdram_slave_p2_wrdata; + main_ethernetsoc_sdram_master_p2_wrdata_en <= main_ethernetsoc_sdram_slave_p2_wrdata_en; + main_ethernetsoc_sdram_master_p2_wrdata_mask <= main_ethernetsoc_sdram_slave_p2_wrdata_mask; + main_ethernetsoc_sdram_master_p2_rddata_en <= main_ethernetsoc_sdram_slave_p2_rddata_en; + main_ethernetsoc_sdram_slave_p2_rddata <= main_ethernetsoc_sdram_master_p2_rddata; + main_ethernetsoc_sdram_slave_p2_rddata_valid <= main_ethernetsoc_sdram_master_p2_rddata_valid; + main_ethernetsoc_sdram_master_p3_address <= main_ethernetsoc_sdram_slave_p3_address; + main_ethernetsoc_sdram_master_p3_bank <= main_ethernetsoc_sdram_slave_p3_bank; + main_ethernetsoc_sdram_master_p3_cas_n <= main_ethernetsoc_sdram_slave_p3_cas_n; + main_ethernetsoc_sdram_master_p3_cs_n <= main_ethernetsoc_sdram_slave_p3_cs_n; + main_ethernetsoc_sdram_master_p3_ras_n <= main_ethernetsoc_sdram_slave_p3_ras_n; + main_ethernetsoc_sdram_master_p3_we_n <= main_ethernetsoc_sdram_slave_p3_we_n; + main_ethernetsoc_sdram_master_p3_cke <= main_ethernetsoc_sdram_slave_p3_cke; + main_ethernetsoc_sdram_master_p3_odt <= main_ethernetsoc_sdram_slave_p3_odt; + main_ethernetsoc_sdram_master_p3_reset_n <= main_ethernetsoc_sdram_slave_p3_reset_n; + main_ethernetsoc_sdram_master_p3_act_n <= main_ethernetsoc_sdram_slave_p3_act_n; + main_ethernetsoc_sdram_master_p3_wrdata <= main_ethernetsoc_sdram_slave_p3_wrdata; + main_ethernetsoc_sdram_master_p3_wrdata_en <= main_ethernetsoc_sdram_slave_p3_wrdata_en; + main_ethernetsoc_sdram_master_p3_wrdata_mask <= main_ethernetsoc_sdram_slave_p3_wrdata_mask; + main_ethernetsoc_sdram_master_p3_rddata_en <= main_ethernetsoc_sdram_slave_p3_rddata_en; + main_ethernetsoc_sdram_slave_p3_rddata <= main_ethernetsoc_sdram_master_p3_rddata; + main_ethernetsoc_sdram_slave_p3_rddata_valid <= main_ethernetsoc_sdram_master_p3_rddata_valid; + end else begin + main_ethernetsoc_sdram_master_p0_address <= main_ethernetsoc_sdram_inti_p0_address; + main_ethernetsoc_sdram_master_p0_bank <= main_ethernetsoc_sdram_inti_p0_bank; + main_ethernetsoc_sdram_master_p0_cas_n <= main_ethernetsoc_sdram_inti_p0_cas_n; + main_ethernetsoc_sdram_master_p0_cs_n <= main_ethernetsoc_sdram_inti_p0_cs_n; + main_ethernetsoc_sdram_master_p0_ras_n <= main_ethernetsoc_sdram_inti_p0_ras_n; + main_ethernetsoc_sdram_master_p0_we_n <= main_ethernetsoc_sdram_inti_p0_we_n; + main_ethernetsoc_sdram_master_p0_cke <= main_ethernetsoc_sdram_inti_p0_cke; + main_ethernetsoc_sdram_master_p0_odt <= main_ethernetsoc_sdram_inti_p0_odt; + main_ethernetsoc_sdram_master_p0_reset_n <= main_ethernetsoc_sdram_inti_p0_reset_n; + main_ethernetsoc_sdram_master_p0_act_n <= main_ethernetsoc_sdram_inti_p0_act_n; + main_ethernetsoc_sdram_master_p0_wrdata <= main_ethernetsoc_sdram_inti_p0_wrdata; + main_ethernetsoc_sdram_master_p0_wrdata_en <= main_ethernetsoc_sdram_inti_p0_wrdata_en; + main_ethernetsoc_sdram_master_p0_wrdata_mask <= main_ethernetsoc_sdram_inti_p0_wrdata_mask; + main_ethernetsoc_sdram_master_p0_rddata_en <= main_ethernetsoc_sdram_inti_p0_rddata_en; + main_ethernetsoc_sdram_inti_p0_rddata <= main_ethernetsoc_sdram_master_p0_rddata; + main_ethernetsoc_sdram_inti_p0_rddata_valid <= main_ethernetsoc_sdram_master_p0_rddata_valid; + main_ethernetsoc_sdram_master_p1_address <= main_ethernetsoc_sdram_inti_p1_address; + main_ethernetsoc_sdram_master_p1_bank <= main_ethernetsoc_sdram_inti_p1_bank; + main_ethernetsoc_sdram_master_p1_cas_n <= main_ethernetsoc_sdram_inti_p1_cas_n; + main_ethernetsoc_sdram_master_p1_cs_n <= main_ethernetsoc_sdram_inti_p1_cs_n; + main_ethernetsoc_sdram_master_p1_ras_n <= main_ethernetsoc_sdram_inti_p1_ras_n; + main_ethernetsoc_sdram_master_p1_we_n <= main_ethernetsoc_sdram_inti_p1_we_n; + main_ethernetsoc_sdram_master_p1_cke <= main_ethernetsoc_sdram_inti_p1_cke; + main_ethernetsoc_sdram_master_p1_odt <= main_ethernetsoc_sdram_inti_p1_odt; + main_ethernetsoc_sdram_master_p1_reset_n <= main_ethernetsoc_sdram_inti_p1_reset_n; + main_ethernetsoc_sdram_master_p1_act_n <= main_ethernetsoc_sdram_inti_p1_act_n; + main_ethernetsoc_sdram_master_p1_wrdata <= main_ethernetsoc_sdram_inti_p1_wrdata; + main_ethernetsoc_sdram_master_p1_wrdata_en <= main_ethernetsoc_sdram_inti_p1_wrdata_en; + main_ethernetsoc_sdram_master_p1_wrdata_mask <= main_ethernetsoc_sdram_inti_p1_wrdata_mask; + main_ethernetsoc_sdram_master_p1_rddata_en <= main_ethernetsoc_sdram_inti_p1_rddata_en; + main_ethernetsoc_sdram_inti_p1_rddata <= main_ethernetsoc_sdram_master_p1_rddata; + main_ethernetsoc_sdram_inti_p1_rddata_valid <= main_ethernetsoc_sdram_master_p1_rddata_valid; + main_ethernetsoc_sdram_master_p2_address <= main_ethernetsoc_sdram_inti_p2_address; + main_ethernetsoc_sdram_master_p2_bank <= main_ethernetsoc_sdram_inti_p2_bank; + main_ethernetsoc_sdram_master_p2_cas_n <= main_ethernetsoc_sdram_inti_p2_cas_n; + main_ethernetsoc_sdram_master_p2_cs_n <= main_ethernetsoc_sdram_inti_p2_cs_n; + main_ethernetsoc_sdram_master_p2_ras_n <= main_ethernetsoc_sdram_inti_p2_ras_n; + main_ethernetsoc_sdram_master_p2_we_n <= main_ethernetsoc_sdram_inti_p2_we_n; + main_ethernetsoc_sdram_master_p2_cke <= main_ethernetsoc_sdram_inti_p2_cke; + main_ethernetsoc_sdram_master_p2_odt <= main_ethernetsoc_sdram_inti_p2_odt; + main_ethernetsoc_sdram_master_p2_reset_n <= main_ethernetsoc_sdram_inti_p2_reset_n; + main_ethernetsoc_sdram_master_p2_act_n <= main_ethernetsoc_sdram_inti_p2_act_n; + main_ethernetsoc_sdram_master_p2_wrdata <= main_ethernetsoc_sdram_inti_p2_wrdata; + main_ethernetsoc_sdram_master_p2_wrdata_en <= main_ethernetsoc_sdram_inti_p2_wrdata_en; + main_ethernetsoc_sdram_master_p2_wrdata_mask <= main_ethernetsoc_sdram_inti_p2_wrdata_mask; + main_ethernetsoc_sdram_master_p2_rddata_en <= main_ethernetsoc_sdram_inti_p2_rddata_en; + main_ethernetsoc_sdram_inti_p2_rddata <= main_ethernetsoc_sdram_master_p2_rddata; + main_ethernetsoc_sdram_inti_p2_rddata_valid <= main_ethernetsoc_sdram_master_p2_rddata_valid; + main_ethernetsoc_sdram_master_p3_address <= main_ethernetsoc_sdram_inti_p3_address; + main_ethernetsoc_sdram_master_p3_bank <= main_ethernetsoc_sdram_inti_p3_bank; + main_ethernetsoc_sdram_master_p3_cas_n <= main_ethernetsoc_sdram_inti_p3_cas_n; + main_ethernetsoc_sdram_master_p3_cs_n <= main_ethernetsoc_sdram_inti_p3_cs_n; + main_ethernetsoc_sdram_master_p3_ras_n <= main_ethernetsoc_sdram_inti_p3_ras_n; + main_ethernetsoc_sdram_master_p3_we_n <= main_ethernetsoc_sdram_inti_p3_we_n; + main_ethernetsoc_sdram_master_p3_cke <= main_ethernetsoc_sdram_inti_p3_cke; + main_ethernetsoc_sdram_master_p3_odt <= main_ethernetsoc_sdram_inti_p3_odt; + main_ethernetsoc_sdram_master_p3_reset_n <= main_ethernetsoc_sdram_inti_p3_reset_n; + main_ethernetsoc_sdram_master_p3_act_n <= main_ethernetsoc_sdram_inti_p3_act_n; + main_ethernetsoc_sdram_master_p3_wrdata <= main_ethernetsoc_sdram_inti_p3_wrdata; + main_ethernetsoc_sdram_master_p3_wrdata_en <= main_ethernetsoc_sdram_inti_p3_wrdata_en; + main_ethernetsoc_sdram_master_p3_wrdata_mask <= main_ethernetsoc_sdram_inti_p3_wrdata_mask; + main_ethernetsoc_sdram_master_p3_rddata_en <= main_ethernetsoc_sdram_inti_p3_rddata_en; + main_ethernetsoc_sdram_inti_p3_rddata <= main_ethernetsoc_sdram_master_p3_rddata; + main_ethernetsoc_sdram_inti_p3_rddata_valid <= main_ethernetsoc_sdram_master_p3_rddata_valid; + end +end +assign main_ethernetsoc_sdram_inti_p0_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p1_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p2_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p3_cke = main_ethernetsoc_sdram_storage[1]; +assign main_ethernetsoc_sdram_inti_p0_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p1_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p2_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p3_odt = main_ethernetsoc_sdram_storage[2]; +assign main_ethernetsoc_sdram_inti_p0_reset_n = main_ethernetsoc_sdram_storage[3]; +assign main_ethernetsoc_sdram_inti_p1_reset_n = main_ethernetsoc_sdram_storage[3]; +assign main_ethernetsoc_sdram_inti_p2_reset_n = main_ethernetsoc_sdram_storage[3]; +assign main_ethernetsoc_sdram_inti_p3_reset_n = main_ethernetsoc_sdram_storage[3]; +always @(*) begin + main_ethernetsoc_sdram_inti_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector0_command_issue_re) begin + main_ethernetsoc_sdram_inti_p0_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector0_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p0_we_n <= (~main_ethernetsoc_sdram_phaseinjector0_command_storage[1]); + main_ethernetsoc_sdram_inti_p0_cas_n <= (~main_ethernetsoc_sdram_phaseinjector0_command_storage[2]); + main_ethernetsoc_sdram_inti_p0_ras_n <= (~main_ethernetsoc_sdram_phaseinjector0_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p0_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p0_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p0_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p0_address = main_ethernetsoc_sdram_phaseinjector0_address_storage; +assign main_ethernetsoc_sdram_inti_p0_bank = main_ethernetsoc_sdram_phaseinjector0_baddress_storage; +assign main_ethernetsoc_sdram_inti_p0_wrdata_en = (main_ethernetsoc_sdram_phaseinjector0_command_issue_re & main_ethernetsoc_sdram_phaseinjector0_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p0_rddata_en = (main_ethernetsoc_sdram_phaseinjector0_command_issue_re & main_ethernetsoc_sdram_phaseinjector0_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p0_wrdata = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p0_wrdata_mask = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_inti_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector1_command_issue_re) begin + main_ethernetsoc_sdram_inti_p1_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector1_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p1_we_n <= (~main_ethernetsoc_sdram_phaseinjector1_command_storage[1]); + main_ethernetsoc_sdram_inti_p1_cas_n <= (~main_ethernetsoc_sdram_phaseinjector1_command_storage[2]); + main_ethernetsoc_sdram_inti_p1_ras_n <= (~main_ethernetsoc_sdram_phaseinjector1_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p1_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p1_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p1_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p1_address = main_ethernetsoc_sdram_phaseinjector1_address_storage; +assign main_ethernetsoc_sdram_inti_p1_bank = main_ethernetsoc_sdram_phaseinjector1_baddress_storage; +assign main_ethernetsoc_sdram_inti_p1_wrdata_en = (main_ethernetsoc_sdram_phaseinjector1_command_issue_re & main_ethernetsoc_sdram_phaseinjector1_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p1_rddata_en = (main_ethernetsoc_sdram_phaseinjector1_command_issue_re & main_ethernetsoc_sdram_phaseinjector1_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p1_wrdata = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p1_wrdata_mask = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_inti_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector2_command_issue_re) begin + main_ethernetsoc_sdram_inti_p2_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector2_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p2_we_n <= (~main_ethernetsoc_sdram_phaseinjector2_command_storage[1]); + main_ethernetsoc_sdram_inti_p2_cas_n <= (~main_ethernetsoc_sdram_phaseinjector2_command_storage[2]); + main_ethernetsoc_sdram_inti_p2_ras_n <= (~main_ethernetsoc_sdram_phaseinjector2_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p2_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p2_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p2_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p2_address = main_ethernetsoc_sdram_phaseinjector2_address_storage; +assign main_ethernetsoc_sdram_inti_p2_bank = main_ethernetsoc_sdram_phaseinjector2_baddress_storage; +assign main_ethernetsoc_sdram_inti_p2_wrdata_en = (main_ethernetsoc_sdram_phaseinjector2_command_issue_re & main_ethernetsoc_sdram_phaseinjector2_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p2_rddata_en = (main_ethernetsoc_sdram_phaseinjector2_command_issue_re & main_ethernetsoc_sdram_phaseinjector2_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p2_wrdata = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p2_wrdata_mask = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_inti_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_cs_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_ras_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_we_n <= 1'd1; + if (main_ethernetsoc_sdram_phaseinjector3_command_issue_re) begin + main_ethernetsoc_sdram_inti_p3_cs_n <= {1{(~main_ethernetsoc_sdram_phaseinjector3_command_storage[0])}}; + main_ethernetsoc_sdram_inti_p3_we_n <= (~main_ethernetsoc_sdram_phaseinjector3_command_storage[1]); + main_ethernetsoc_sdram_inti_p3_cas_n <= (~main_ethernetsoc_sdram_phaseinjector3_command_storage[2]); + main_ethernetsoc_sdram_inti_p3_ras_n <= (~main_ethernetsoc_sdram_phaseinjector3_command_storage[3]); + end else begin + main_ethernetsoc_sdram_inti_p3_cs_n <= {1{1'd1}}; + main_ethernetsoc_sdram_inti_p3_we_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_inti_p3_ras_n <= 1'd1; + end +end +assign main_ethernetsoc_sdram_inti_p3_address = main_ethernetsoc_sdram_phaseinjector3_address_storage; +assign main_ethernetsoc_sdram_inti_p3_bank = main_ethernetsoc_sdram_phaseinjector3_baddress_storage; +assign main_ethernetsoc_sdram_inti_p3_wrdata_en = (main_ethernetsoc_sdram_phaseinjector3_command_issue_re & main_ethernetsoc_sdram_phaseinjector3_command_storage[4]); +assign main_ethernetsoc_sdram_inti_p3_rddata_en = (main_ethernetsoc_sdram_phaseinjector3_command_issue_re & main_ethernetsoc_sdram_phaseinjector3_command_storage[5]); +assign main_ethernetsoc_sdram_inti_p3_wrdata = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage; +assign main_ethernetsoc_sdram_inti_p3_wrdata_mask = 1'd0; +assign main_ethernetsoc_sdram_bankmachine0_req_valid = main_ethernetsoc_sdram_interface_bank0_valid; +assign main_ethernetsoc_sdram_interface_bank0_ready = main_ethernetsoc_sdram_bankmachine0_req_ready; +assign main_ethernetsoc_sdram_bankmachine0_req_we = main_ethernetsoc_sdram_interface_bank0_we; +assign main_ethernetsoc_sdram_bankmachine0_req_addr = main_ethernetsoc_sdram_interface_bank0_addr; +assign main_ethernetsoc_sdram_interface_bank0_lock = main_ethernetsoc_sdram_bankmachine0_req_lock; +assign main_ethernetsoc_sdram_interface_bank0_wdata_ready = main_ethernetsoc_sdram_bankmachine0_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank0_rdata_valid = main_ethernetsoc_sdram_bankmachine0_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine1_req_valid = main_ethernetsoc_sdram_interface_bank1_valid; +assign main_ethernetsoc_sdram_interface_bank1_ready = main_ethernetsoc_sdram_bankmachine1_req_ready; +assign main_ethernetsoc_sdram_bankmachine1_req_we = main_ethernetsoc_sdram_interface_bank1_we; +assign main_ethernetsoc_sdram_bankmachine1_req_addr = main_ethernetsoc_sdram_interface_bank1_addr; +assign main_ethernetsoc_sdram_interface_bank1_lock = main_ethernetsoc_sdram_bankmachine1_req_lock; +assign main_ethernetsoc_sdram_interface_bank1_wdata_ready = main_ethernetsoc_sdram_bankmachine1_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank1_rdata_valid = main_ethernetsoc_sdram_bankmachine1_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine2_req_valid = main_ethernetsoc_sdram_interface_bank2_valid; +assign main_ethernetsoc_sdram_interface_bank2_ready = main_ethernetsoc_sdram_bankmachine2_req_ready; +assign main_ethernetsoc_sdram_bankmachine2_req_we = main_ethernetsoc_sdram_interface_bank2_we; +assign main_ethernetsoc_sdram_bankmachine2_req_addr = main_ethernetsoc_sdram_interface_bank2_addr; +assign main_ethernetsoc_sdram_interface_bank2_lock = main_ethernetsoc_sdram_bankmachine2_req_lock; +assign main_ethernetsoc_sdram_interface_bank2_wdata_ready = main_ethernetsoc_sdram_bankmachine2_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank2_rdata_valid = main_ethernetsoc_sdram_bankmachine2_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine3_req_valid = main_ethernetsoc_sdram_interface_bank3_valid; +assign main_ethernetsoc_sdram_interface_bank3_ready = main_ethernetsoc_sdram_bankmachine3_req_ready; +assign main_ethernetsoc_sdram_bankmachine3_req_we = main_ethernetsoc_sdram_interface_bank3_we; +assign main_ethernetsoc_sdram_bankmachine3_req_addr = main_ethernetsoc_sdram_interface_bank3_addr; +assign main_ethernetsoc_sdram_interface_bank3_lock = main_ethernetsoc_sdram_bankmachine3_req_lock; +assign main_ethernetsoc_sdram_interface_bank3_wdata_ready = main_ethernetsoc_sdram_bankmachine3_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank3_rdata_valid = main_ethernetsoc_sdram_bankmachine3_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine4_req_valid = main_ethernetsoc_sdram_interface_bank4_valid; +assign main_ethernetsoc_sdram_interface_bank4_ready = main_ethernetsoc_sdram_bankmachine4_req_ready; +assign main_ethernetsoc_sdram_bankmachine4_req_we = main_ethernetsoc_sdram_interface_bank4_we; +assign main_ethernetsoc_sdram_bankmachine4_req_addr = main_ethernetsoc_sdram_interface_bank4_addr; +assign main_ethernetsoc_sdram_interface_bank4_lock = main_ethernetsoc_sdram_bankmachine4_req_lock; +assign main_ethernetsoc_sdram_interface_bank4_wdata_ready = main_ethernetsoc_sdram_bankmachine4_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank4_rdata_valid = main_ethernetsoc_sdram_bankmachine4_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine5_req_valid = main_ethernetsoc_sdram_interface_bank5_valid; +assign main_ethernetsoc_sdram_interface_bank5_ready = main_ethernetsoc_sdram_bankmachine5_req_ready; +assign main_ethernetsoc_sdram_bankmachine5_req_we = main_ethernetsoc_sdram_interface_bank5_we; +assign main_ethernetsoc_sdram_bankmachine5_req_addr = main_ethernetsoc_sdram_interface_bank5_addr; +assign main_ethernetsoc_sdram_interface_bank5_lock = main_ethernetsoc_sdram_bankmachine5_req_lock; +assign main_ethernetsoc_sdram_interface_bank5_wdata_ready = main_ethernetsoc_sdram_bankmachine5_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank5_rdata_valid = main_ethernetsoc_sdram_bankmachine5_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine6_req_valid = main_ethernetsoc_sdram_interface_bank6_valid; +assign main_ethernetsoc_sdram_interface_bank6_ready = main_ethernetsoc_sdram_bankmachine6_req_ready; +assign main_ethernetsoc_sdram_bankmachine6_req_we = main_ethernetsoc_sdram_interface_bank6_we; +assign main_ethernetsoc_sdram_bankmachine6_req_addr = main_ethernetsoc_sdram_interface_bank6_addr; +assign main_ethernetsoc_sdram_interface_bank6_lock = main_ethernetsoc_sdram_bankmachine6_req_lock; +assign main_ethernetsoc_sdram_interface_bank6_wdata_ready = main_ethernetsoc_sdram_bankmachine6_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank6_rdata_valid = main_ethernetsoc_sdram_bankmachine6_req_rdata_valid; +assign main_ethernetsoc_sdram_bankmachine7_req_valid = main_ethernetsoc_sdram_interface_bank7_valid; +assign main_ethernetsoc_sdram_interface_bank7_ready = main_ethernetsoc_sdram_bankmachine7_req_ready; +assign main_ethernetsoc_sdram_bankmachine7_req_we = main_ethernetsoc_sdram_interface_bank7_we; +assign main_ethernetsoc_sdram_bankmachine7_req_addr = main_ethernetsoc_sdram_interface_bank7_addr; +assign main_ethernetsoc_sdram_interface_bank7_lock = main_ethernetsoc_sdram_bankmachine7_req_lock; +assign main_ethernetsoc_sdram_interface_bank7_wdata_ready = main_ethernetsoc_sdram_bankmachine7_req_wdata_ready; +assign main_ethernetsoc_sdram_interface_bank7_rdata_valid = main_ethernetsoc_sdram_bankmachine7_req_rdata_valid; +assign main_ethernetsoc_sdram_timer_reset = 2'sd2; +assign main_ethernetsoc_sdram_timer_wait = (~main_ethernetsoc_sdram_timer_done); +assign main_ethernetsoc_sdram_timer_done = (main_ethernetsoc_sdram_timer_count == 1'd0); +always @(*) begin + builder_refresher_next_state <= 2'd0; + main_ethernetsoc_sdram_generator_start <= 1'd0; + main_ethernetsoc_sdram_cmd_valid <= 1'd0; + main_ethernetsoc_sdram_cmd_last <= 1'd0; + builder_refresher_next_state <= builder_refresher_state; + case (builder_refresher_state) + 1'd1: begin + main_ethernetsoc_sdram_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_cmd_ready) begin + main_ethernetsoc_sdram_generator_start <= 1'd1; + builder_refresher_next_state <= 2'd2; + end + end + 2'd2: begin + if (main_ethernetsoc_sdram_generator_done) begin + main_ethernetsoc_sdram_cmd_last <= 1'd1; + builder_refresher_next_state <= 1'd0; + end else begin + main_ethernetsoc_sdram_cmd_valid <= 1'd1; + end + end + default: begin + if (main_ethernetsoc_sdram_timer_done) begin + builder_refresher_next_state <= 1'd1; + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine0_req_valid; +assign main_ethernetsoc_sdram_bankmachine0_req_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine0_req_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine0_req_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine0_req_wdata_ready | main_ethernetsoc_sdram_bankmachine0_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine0_req_lock = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine0_row_hit = (main_ethernetsoc_sdram_bankmachine0_row == main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba = 1'd0; +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine0_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine0_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine0_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_ready) & main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine0_trccon_valid = ((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_ready) & main_ethernetsoc_sdram_bankmachine0_row_open); +assign main_ethernetsoc_sdram_bankmachine0_trascon_valid = ((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_ready) & main_ethernetsoc_sdram_bankmachine0_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine0_auto_precharge <= (main_ethernetsoc_sdram_bankmachine0_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd0; + builder_bankmachine0_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_req_rdata_valid <= 1'd0; + builder_bankmachine0_next_state <= builder_bankmachine0_state; + case (builder_bankmachine0_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine0_twtpcon_ready & main_ethernetsoc_sdram_bankmachine0_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine0_cmd_ready) begin + builder_bankmachine0_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine0_twtpcon_ready & main_ethernetsoc_sdram_bankmachine0_trascon_ready)) begin + builder_bankmachine0_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine0_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine0_cmd_ready) begin + builder_bankmachine0_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine0_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine0_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine0_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine0_refresh_req)) begin + builder_bankmachine0_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine0_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine0_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine0_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine0_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine0_refresh_req) begin + builder_bankmachine0_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine0_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine0_row_hit) begin + main_ethernetsoc_sdram_bankmachine0_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine0_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine0_cmd_ready; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine0_cmd_ready; + main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine0_cmd_ready & main_ethernetsoc_sdram_bankmachine0_auto_precharge)) begin + builder_bankmachine0_next_state <= 2'd2; + end + end else begin + builder_bankmachine0_next_state <= 1'd1; + end + end else begin + builder_bankmachine0_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine1_req_valid; +assign main_ethernetsoc_sdram_bankmachine1_req_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine1_req_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine1_req_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine1_req_wdata_ready | main_ethernetsoc_sdram_bankmachine1_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine1_req_lock = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine1_row_hit = (main_ethernetsoc_sdram_bankmachine1_row == main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba = 1'd1; +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine1_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_ready) & main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine1_trccon_valid = ((main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_ready) & main_ethernetsoc_sdram_bankmachine1_row_open); +assign main_ethernetsoc_sdram_bankmachine1_trascon_valid = ((main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_ready) & main_ethernetsoc_sdram_bankmachine1_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine1_auto_precharge <= (main_ethernetsoc_sdram_bankmachine1_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_req_rdata_valid <= 1'd0; + builder_bankmachine1_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0; + builder_bankmachine1_next_state <= builder_bankmachine1_state; + case (builder_bankmachine1_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine1_twtpcon_ready & main_ethernetsoc_sdram_bankmachine1_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine1_cmd_ready) begin + builder_bankmachine1_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine1_twtpcon_ready & main_ethernetsoc_sdram_bankmachine1_trascon_ready)) begin + builder_bankmachine1_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine1_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine1_cmd_ready) begin + builder_bankmachine1_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine1_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine1_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine1_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine1_refresh_req)) begin + builder_bankmachine1_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine1_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine1_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine1_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine1_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine1_refresh_req) begin + builder_bankmachine1_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine1_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine1_row_hit) begin + main_ethernetsoc_sdram_bankmachine1_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine1_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine1_cmd_ready; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine1_cmd_ready; + main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine1_cmd_ready & main_ethernetsoc_sdram_bankmachine1_auto_precharge)) begin + builder_bankmachine1_next_state <= 2'd2; + end + end else begin + builder_bankmachine1_next_state <= 1'd1; + end + end else begin + builder_bankmachine1_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine2_req_valid; +assign main_ethernetsoc_sdram_bankmachine2_req_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine2_req_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine2_req_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine2_req_wdata_ready | main_ethernetsoc_sdram_bankmachine2_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine2_req_lock = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine2_row_hit = (main_ethernetsoc_sdram_bankmachine2_row == main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba = 2'd2; +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine2_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_ready) & main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine2_trccon_valid = ((main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_ready) & main_ethernetsoc_sdram_bankmachine2_row_open); +assign main_ethernetsoc_sdram_bankmachine2_trascon_valid = ((main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_ready) & main_ethernetsoc_sdram_bankmachine2_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine2_auto_precharge <= (main_ethernetsoc_sdram_bankmachine2_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_we <= 1'd0; + builder_bankmachine2_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd0; + builder_bankmachine2_next_state <= builder_bankmachine2_state; + case (builder_bankmachine2_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine2_twtpcon_ready & main_ethernetsoc_sdram_bankmachine2_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine2_cmd_ready) begin + builder_bankmachine2_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine2_twtpcon_ready & main_ethernetsoc_sdram_bankmachine2_trascon_ready)) begin + builder_bankmachine2_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine2_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine2_cmd_ready) begin + builder_bankmachine2_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine2_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine2_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine2_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine2_refresh_req)) begin + builder_bankmachine2_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine2_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine2_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine2_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine2_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine2_refresh_req) begin + builder_bankmachine2_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine2_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine2_row_hit) begin + main_ethernetsoc_sdram_bankmachine2_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine2_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine2_cmd_ready; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine2_cmd_ready; + main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine2_cmd_ready & main_ethernetsoc_sdram_bankmachine2_auto_precharge)) begin + builder_bankmachine2_next_state <= 2'd2; + end + end else begin + builder_bankmachine2_next_state <= 1'd1; + end + end else begin + builder_bankmachine2_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine3_req_valid; +assign main_ethernetsoc_sdram_bankmachine3_req_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine3_req_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine3_req_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine3_req_wdata_ready | main_ethernetsoc_sdram_bankmachine3_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine3_req_lock = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine3_row_hit = (main_ethernetsoc_sdram_bankmachine3_row == main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba = 2'd3; +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine3_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine3_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine3_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_ready) & main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine3_trccon_valid = ((main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_ready) & main_ethernetsoc_sdram_bankmachine3_row_open); +assign main_ethernetsoc_sdram_bankmachine3_trascon_valid = ((main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_ready) & main_ethernetsoc_sdram_bankmachine3_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine3_auto_precharge <= (main_ethernetsoc_sdram_bankmachine3_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd0; + builder_bankmachine3_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0; + builder_bankmachine3_next_state <= builder_bankmachine3_state; + case (builder_bankmachine3_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine3_twtpcon_ready & main_ethernetsoc_sdram_bankmachine3_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine3_cmd_ready) begin + builder_bankmachine3_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine3_twtpcon_ready & main_ethernetsoc_sdram_bankmachine3_trascon_ready)) begin + builder_bankmachine3_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine3_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine3_cmd_ready) begin + builder_bankmachine3_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine3_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine3_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine3_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine3_refresh_req)) begin + builder_bankmachine3_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine3_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine3_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine3_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine3_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine3_refresh_req) begin + builder_bankmachine3_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine3_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine3_row_hit) begin + main_ethernetsoc_sdram_bankmachine3_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine3_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine3_cmd_ready; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine3_cmd_ready; + main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine3_cmd_ready & main_ethernetsoc_sdram_bankmachine3_auto_precharge)) begin + builder_bankmachine3_next_state <= 2'd2; + end + end else begin + builder_bankmachine3_next_state <= 1'd1; + end + end else begin + builder_bankmachine3_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine4_req_valid; +assign main_ethernetsoc_sdram_bankmachine4_req_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine4_req_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine4_req_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine4_req_wdata_ready | main_ethernetsoc_sdram_bankmachine4_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine4_req_lock = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine4_row_hit = (main_ethernetsoc_sdram_bankmachine4_row == main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba = 3'd4; +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine4_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_ready) & main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine4_trccon_valid = ((main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_ready) & main_ethernetsoc_sdram_bankmachine4_row_open); +assign main_ethernetsoc_sdram_bankmachine4_trascon_valid = ((main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_ready) & main_ethernetsoc_sdram_bankmachine4_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine4_auto_precharge <= (main_ethernetsoc_sdram_bankmachine4_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_req_wdata_ready <= 1'd0; + builder_bankmachine4_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine4_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd0; + builder_bankmachine4_next_state <= builder_bankmachine4_state; + case (builder_bankmachine4_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine4_twtpcon_ready & main_ethernetsoc_sdram_bankmachine4_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine4_cmd_ready) begin + builder_bankmachine4_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine4_twtpcon_ready & main_ethernetsoc_sdram_bankmachine4_trascon_ready)) begin + builder_bankmachine4_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine4_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine4_cmd_ready) begin + builder_bankmachine4_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine4_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine4_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine4_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine4_refresh_req)) begin + builder_bankmachine4_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine4_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine4_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine4_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine4_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine4_refresh_req) begin + builder_bankmachine4_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine4_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine4_row_hit) begin + main_ethernetsoc_sdram_bankmachine4_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine4_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine4_cmd_ready; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine4_cmd_ready; + main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine4_cmd_ready & main_ethernetsoc_sdram_bankmachine4_auto_precharge)) begin + builder_bankmachine4_next_state <= 2'd2; + end + end else begin + builder_bankmachine4_next_state <= 1'd1; + end + end else begin + builder_bankmachine4_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine5_req_valid; +assign main_ethernetsoc_sdram_bankmachine5_req_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine5_req_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine5_req_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine5_req_wdata_ready | main_ethernetsoc_sdram_bankmachine5_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine5_req_lock = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine5_row_hit = (main_ethernetsoc_sdram_bankmachine5_row == main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba = 3'd5; +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine5_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine5_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine5_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_ready) & main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine5_trccon_valid = ((main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_ready) & main_ethernetsoc_sdram_bankmachine5_row_open); +assign main_ethernetsoc_sdram_bankmachine5_trascon_valid = ((main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_ready) & main_ethernetsoc_sdram_bankmachine5_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine5_auto_precharge <= (main_ethernetsoc_sdram_bankmachine5_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd0; + builder_bankmachine5_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_refresh_gnt <= 1'd0; + builder_bankmachine5_next_state <= builder_bankmachine5_state; + case (builder_bankmachine5_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine5_twtpcon_ready & main_ethernetsoc_sdram_bankmachine5_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine5_cmd_ready) begin + builder_bankmachine5_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine5_twtpcon_ready & main_ethernetsoc_sdram_bankmachine5_trascon_ready)) begin + builder_bankmachine5_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine5_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine5_cmd_ready) begin + builder_bankmachine5_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine5_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine5_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine5_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine5_refresh_req)) begin + builder_bankmachine5_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine5_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine5_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine5_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine5_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine5_refresh_req) begin + builder_bankmachine5_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine5_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine5_row_hit) begin + main_ethernetsoc_sdram_bankmachine5_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine5_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine5_cmd_ready; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine5_cmd_ready; + main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine5_cmd_ready & main_ethernetsoc_sdram_bankmachine5_auto_precharge)) begin + builder_bankmachine5_next_state <= 2'd2; + end + end else begin + builder_bankmachine5_next_state <= 1'd1; + end + end else begin + builder_bankmachine5_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine6_req_valid; +assign main_ethernetsoc_sdram_bankmachine6_req_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine6_req_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine6_req_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine6_req_wdata_ready | main_ethernetsoc_sdram_bankmachine6_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine6_req_lock = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine6_row_hit = (main_ethernetsoc_sdram_bankmachine6_row == main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba = 3'd6; +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine6_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine6_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine6_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_ready) & main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine6_trccon_valid = ((main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_ready) & main_ethernetsoc_sdram_bankmachine6_row_open); +assign main_ethernetsoc_sdram_bankmachine6_trascon_valid = ((main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_ready) & main_ethernetsoc_sdram_bankmachine6_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine6_auto_precharge <= (main_ethernetsoc_sdram_bankmachine6_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_row_open <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd0; + builder_bankmachine6_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0; + builder_bankmachine6_next_state <= builder_bankmachine6_state; + case (builder_bankmachine6_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine6_twtpcon_ready & main_ethernetsoc_sdram_bankmachine6_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine6_cmd_ready) begin + builder_bankmachine6_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine6_twtpcon_ready & main_ethernetsoc_sdram_bankmachine6_trascon_ready)) begin + builder_bankmachine6_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine6_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine6_cmd_ready) begin + builder_bankmachine6_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine6_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine6_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine6_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine6_refresh_req)) begin + builder_bankmachine6_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine6_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine6_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine6_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine6_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine6_refresh_req) begin + builder_bankmachine6_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine6_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine6_row_hit) begin + main_ethernetsoc_sdram_bankmachine6_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine6_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine6_cmd_ready; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine6_cmd_ready; + main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine6_cmd_ready & main_ethernetsoc_sdram_bankmachine6_auto_precharge)) begin + builder_bankmachine6_next_state <= 2'd2; + end + end else begin + builder_bankmachine6_next_state <= 1'd1; + end + end else begin + builder_bankmachine6_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = main_ethernetsoc_sdram_bankmachine7_req_valid; +assign main_ethernetsoc_sdram_bankmachine7_req_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = main_ethernetsoc_sdram_bankmachine7_req_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = main_ethernetsoc_sdram_bankmachine7_req_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_ready; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_ready = (main_ethernetsoc_sdram_bankmachine7_req_wdata_ready | main_ethernetsoc_sdram_bankmachine7_req_rdata_valid); +assign main_ethernetsoc_sdram_bankmachine7_req_lock = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid | main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid); +assign main_ethernetsoc_sdram_bankmachine7_row_hit = (main_ethernetsoc_sdram_bankmachine7_row == main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]); +assign main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba = 3'd7; +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_a <= 14'd0; + if (main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel) begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_a <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]; + end else begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_a <= ((main_ethernetsoc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}}); + end +end +assign main_ethernetsoc_sdram_bankmachine7_twtpcon_valid = ((main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_ready) & main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write); +assign main_ethernetsoc_sdram_bankmachine7_trccon_valid = ((main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_ready) & main_ethernetsoc_sdram_bankmachine7_row_open); +assign main_ethernetsoc_sdram_bankmachine7_trascon_valid = ((main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_ready) & main_ethernetsoc_sdram_bankmachine7_row_open); +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_auto_precharge <= 1'd0; + if ((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid)) begin + if ((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20:7] != main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7])) begin + main_ethernetsoc_sdram_bankmachine7_auto_precharge <= (main_ethernetsoc_sdram_bankmachine7_row_close == 1'd0); + end + end +end +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we}; +assign {main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready; +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 3'd0; + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1); + end else begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce; + end +end +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace)); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 4'd8); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce = (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_ready | (~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n)); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_ready = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_busy = (1'd0 | main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n); +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_first = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_last = main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n; +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row_open <= 1'd0; + builder_bankmachine7_next_state <= 4'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_req_wdata_ready <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_req_rdata_valid <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_refresh_gnt <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd0; + builder_bankmachine7_next_state <= builder_bankmachine7_state; + case (builder_bankmachine7_state) + 1'd1: begin + if ((main_ethernetsoc_sdram_bankmachine7_twtpcon_ready & main_ethernetsoc_sdram_bankmachine7_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine7_cmd_ready) begin + builder_bankmachine7_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_we <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd1; + end + 2'd2: begin + if ((main_ethernetsoc_sdram_bankmachine7_twtpcon_ready & main_ethernetsoc_sdram_bankmachine7_trascon_ready)) begin + builder_bankmachine7_next_state <= 3'd5; + end + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd1; + end + 2'd3: begin + if (main_ethernetsoc_sdram_bankmachine7_trccon_ready) begin + main_ethernetsoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_row_open <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine7_cmd_ready) begin + builder_bankmachine7_next_state <= 3'd7; + end + main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1; + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_bankmachine7_twtpcon_ready) begin + main_ethernetsoc_sdram_bankmachine7_refresh_gnt <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine7_row_close <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1; + if ((~main_ethernetsoc_sdram_bankmachine7_refresh_req)) begin + builder_bankmachine7_next_state <= 1'd0; + end + end + 3'd5: begin + builder_bankmachine7_next_state <= 3'd6; + end + 3'd6: begin + builder_bankmachine7_next_state <= 2'd3; + end + 3'd7: begin + builder_bankmachine7_next_state <= 4'd8; + end + 4'd8: begin + builder_bankmachine7_next_state <= 1'd0; + end + default: begin + if (main_ethernetsoc_sdram_bankmachine7_refresh_req) begin + builder_bankmachine7_next_state <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_valid) begin + if (main_ethernetsoc_sdram_bankmachine7_row_opened) begin + if (main_ethernetsoc_sdram_bankmachine7_row_hit) begin + main_ethernetsoc_sdram_bankmachine7_cmd_valid <= 1'd1; + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we) begin + main_ethernetsoc_sdram_bankmachine7_req_wdata_ready <= main_ethernetsoc_sdram_bankmachine7_cmd_ready; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_we <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_req_rdata_valid <= main_ethernetsoc_sdram_bankmachine7_cmd_ready; + main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1; + end + main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas <= 1'd1; + if ((main_ethernetsoc_sdram_bankmachine7_cmd_ready & main_ethernetsoc_sdram_bankmachine7_auto_precharge)) begin + builder_bankmachine7_next_state <= 2'd2; + end + end else begin + builder_bankmachine7_next_state <= 1'd1; + end + end else begin + builder_bankmachine7_next_state <= 2'd3; + end + end + end + end + endcase +end +assign main_ethernetsoc_sdram_trrdcon_valid = ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & ((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))); +assign main_ethernetsoc_sdram_tfawcon_valid = ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & ((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))); +assign main_ethernetsoc_sdram_ras_allowed = (main_ethernetsoc_sdram_trrdcon_ready & main_ethernetsoc_sdram_tfawcon_ready); +assign main_ethernetsoc_sdram_tccdcon_valid = ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_cmd_payload_is_write | main_ethernetsoc_sdram_choose_req_cmd_payload_is_read)); +assign main_ethernetsoc_sdram_cas_allowed = main_ethernetsoc_sdram_tccdcon_ready; +assign main_ethernetsoc_sdram_twtrcon_valid = ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); +assign main_ethernetsoc_sdram_read_available = ((((((((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read) | (main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read)) | (main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read)); +assign main_ethernetsoc_sdram_write_available = ((((((((main_ethernetsoc_sdram_bankmachine0_cmd_valid & main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write) | (main_ethernetsoc_sdram_bankmachine1_cmd_valid & main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine2_cmd_valid & main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine3_cmd_valid & main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine4_cmd_valid & main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine5_cmd_valid & main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine6_cmd_valid & main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write)) | (main_ethernetsoc_sdram_bankmachine7_cmd_valid & main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write)); +assign main_ethernetsoc_sdram_max_time0 = (main_ethernetsoc_sdram_time0 == 1'd0); +assign main_ethernetsoc_sdram_max_time1 = (main_ethernetsoc_sdram_time1 == 1'd0); +assign main_ethernetsoc_sdram_bankmachine0_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine1_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine2_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine3_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine4_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine5_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine6_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_bankmachine7_refresh_req = main_ethernetsoc_sdram_cmd_valid; +assign main_ethernetsoc_sdram_go_to_refresh = (((((((main_ethernetsoc_sdram_bankmachine0_refresh_gnt & main_ethernetsoc_sdram_bankmachine1_refresh_gnt) & main_ethernetsoc_sdram_bankmachine2_refresh_gnt) & main_ethernetsoc_sdram_bankmachine3_refresh_gnt) & main_ethernetsoc_sdram_bankmachine4_refresh_gnt) & main_ethernetsoc_sdram_bankmachine5_refresh_gnt) & main_ethernetsoc_sdram_bankmachine6_refresh_gnt) & main_ethernetsoc_sdram_bankmachine7_refresh_gnt); +assign main_ethernetsoc_sdram_interface_rdata = {main_ethernetsoc_sdram_dfi_p3_rddata, main_ethernetsoc_sdram_dfi_p2_rddata, main_ethernetsoc_sdram_dfi_p1_rddata, main_ethernetsoc_sdram_dfi_p0_rddata}; +assign {main_ethernetsoc_sdram_dfi_p3_wrdata, main_ethernetsoc_sdram_dfi_p2_wrdata, main_ethernetsoc_sdram_dfi_p1_wrdata, main_ethernetsoc_sdram_dfi_p0_wrdata} = main_ethernetsoc_sdram_interface_wdata; +assign {main_ethernetsoc_sdram_dfi_p3_wrdata_mask, main_ethernetsoc_sdram_dfi_p2_wrdata_mask, main_ethernetsoc_sdram_dfi_p1_wrdata_mask, main_ethernetsoc_sdram_dfi_p0_wrdata_mask} = (~main_ethernetsoc_sdram_interface_wdata_we); +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_valids <= 8'd0; + main_ethernetsoc_sdram_choose_cmd_valids[0] <= (main_ethernetsoc_sdram_bankmachine0_cmd_valid & (((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[1] <= (main_ethernetsoc_sdram_bankmachine1_cmd_valid & (((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[2] <= (main_ethernetsoc_sdram_bankmachine2_cmd_valid & (((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[3] <= (main_ethernetsoc_sdram_bankmachine3_cmd_valid & (((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[4] <= (main_ethernetsoc_sdram_bankmachine4_cmd_valid & (((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[5] <= (main_ethernetsoc_sdram_bankmachine5_cmd_valid & (((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[6] <= (main_ethernetsoc_sdram_bankmachine6_cmd_valid & (((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); + main_ethernetsoc_sdram_choose_cmd_valids[7] <= (main_ethernetsoc_sdram_bankmachine7_cmd_valid & (((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_cmd_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_we))) | main_ethernetsoc_sdram_choose_cmd_want_activates)) | ((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read == main_ethernetsoc_sdram_choose_cmd_want_reads) & (main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write == main_ethernetsoc_sdram_choose_cmd_want_writes)))); +end +assign main_ethernetsoc_sdram_choose_cmd_request = main_ethernetsoc_sdram_choose_cmd_valids; +assign main_ethernetsoc_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed0; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed1; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed2; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed3; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed4; +assign main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed5; +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0; + if (main_ethernetsoc_sdram_choose_cmd_cmd_valid) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0; + if (main_ethernetsoc_sdram_choose_cmd_cmd_valid) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_we <= 1'd0; + if (main_ethernetsoc_sdram_choose_cmd_cmd_valid) begin + main_ethernetsoc_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2; + end +end +assign main_ethernetsoc_sdram_choose_cmd_ce = (main_ethernetsoc_sdram_choose_cmd_cmd_ready | (~main_ethernetsoc_sdram_choose_cmd_cmd_valid)); +always @(*) begin + main_ethernetsoc_sdram_choose_req_valids <= 8'd0; + main_ethernetsoc_sdram_choose_req_valids[0] <= (main_ethernetsoc_sdram_bankmachine0_cmd_valid & (((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine0_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[1] <= (main_ethernetsoc_sdram_bankmachine1_cmd_valid & (((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine1_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[2] <= (main_ethernetsoc_sdram_bankmachine2_cmd_valid & (((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine2_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[3] <= (main_ethernetsoc_sdram_bankmachine3_cmd_valid & (((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine3_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[4] <= (main_ethernetsoc_sdram_bankmachine4_cmd_valid & (((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine4_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[5] <= (main_ethernetsoc_sdram_bankmachine5_cmd_valid & (((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine5_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[6] <= (main_ethernetsoc_sdram_bankmachine6_cmd_valid & (((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine6_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); + main_ethernetsoc_sdram_choose_req_valids[7] <= (main_ethernetsoc_sdram_bankmachine7_cmd_valid & (((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd & main_ethernetsoc_sdram_choose_req_want_cmds) & ((~((main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_ethernetsoc_sdram_bankmachine7_cmd_payload_we))) | main_ethernetsoc_sdram_choose_req_want_activates)) | ((main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read == main_ethernetsoc_sdram_choose_req_want_reads) & (main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write == main_ethernetsoc_sdram_choose_req_want_writes)))); +end +assign main_ethernetsoc_sdram_choose_req_request = main_ethernetsoc_sdram_choose_req_valids; +assign main_ethernetsoc_sdram_choose_req_cmd_valid = builder_rhs_array_muxed6; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed7; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed8; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed9; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed10; +assign main_ethernetsoc_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed11; +always @(*) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_cas <= 1'd0; + if (main_ethernetsoc_sdram_choose_req_cmd_valid) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_ras <= 1'd0; + if (main_ethernetsoc_sdram_choose_req_cmd_valid) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4; + end +end +always @(*) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_we <= 1'd0; + if (main_ethernetsoc_sdram_choose_req_cmd_valid) begin + main_ethernetsoc_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine0_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 1'd0))) begin + main_ethernetsoc_sdram_bankmachine0_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 1'd0))) begin + main_ethernetsoc_sdram_bankmachine0_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine1_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 1'd1))) begin + main_ethernetsoc_sdram_bankmachine1_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 1'd1))) begin + main_ethernetsoc_sdram_bankmachine1_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine2_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 2'd2))) begin + main_ethernetsoc_sdram_bankmachine2_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 2'd2))) begin + main_ethernetsoc_sdram_bankmachine2_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine3_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 2'd3))) begin + main_ethernetsoc_sdram_bankmachine3_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 2'd3))) begin + main_ethernetsoc_sdram_bankmachine3_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine4_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd4))) begin + main_ethernetsoc_sdram_bankmachine4_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd4))) begin + main_ethernetsoc_sdram_bankmachine4_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine5_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd5))) begin + main_ethernetsoc_sdram_bankmachine5_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd5))) begin + main_ethernetsoc_sdram_bankmachine5_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine6_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd6))) begin + main_ethernetsoc_sdram_bankmachine6_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd6))) begin + main_ethernetsoc_sdram_bankmachine6_cmd_ready <= 1'd1; + end +end +always @(*) begin + main_ethernetsoc_sdram_bankmachine7_cmd_ready <= 1'd0; + if (((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & (main_ethernetsoc_sdram_choose_cmd_grant == 3'd7))) begin + main_ethernetsoc_sdram_bankmachine7_cmd_ready <= 1'd1; + end + if (((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & (main_ethernetsoc_sdram_choose_req_grant == 3'd7))) begin + main_ethernetsoc_sdram_bankmachine7_cmd_ready <= 1'd1; + end +end +assign main_ethernetsoc_sdram_choose_req_ce = (main_ethernetsoc_sdram_choose_req_cmd_ready | (~main_ethernetsoc_sdram_choose_req_cmd_valid)); +assign main_ethernetsoc_sdram_dfi_p0_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p0_cke = {1{main_ethernetsoc_sdram_steerer0}}; +assign main_ethernetsoc_sdram_dfi_p0_odt = {1{main_ethernetsoc_sdram_steerer1}}; +assign main_ethernetsoc_sdram_dfi_p1_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p1_cke = {1{main_ethernetsoc_sdram_steerer2}}; +assign main_ethernetsoc_sdram_dfi_p1_odt = {1{main_ethernetsoc_sdram_steerer3}}; +assign main_ethernetsoc_sdram_dfi_p2_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p2_cke = {1{main_ethernetsoc_sdram_steerer4}}; +assign main_ethernetsoc_sdram_dfi_p2_odt = {1{main_ethernetsoc_sdram_steerer5}}; +assign main_ethernetsoc_sdram_dfi_p3_reset_n = 1'd1; +assign main_ethernetsoc_sdram_dfi_p3_cke = {1{main_ethernetsoc_sdram_steerer6}}; +assign main_ethernetsoc_sdram_dfi_p3_odt = {1{main_ethernetsoc_sdram_steerer7}}; +assign main_ethernetsoc_sdram_tfawcon_count = ((((main_ethernetsoc_sdram_tfawcon_window[0] + main_ethernetsoc_sdram_tfawcon_window[1]) + main_ethernetsoc_sdram_tfawcon_window[2]) + main_ethernetsoc_sdram_tfawcon_window[3]) + main_ethernetsoc_sdram_tfawcon_window[4]); +always @(*) begin + main_ethernetsoc_sdram_choose_cmd_cmd_ready <= 1'd0; + main_ethernetsoc_sdram_choose_req_want_reads <= 1'd0; + main_ethernetsoc_sdram_choose_req_want_writes <= 1'd0; + main_ethernetsoc_sdram_cmd_ready <= 1'd0; + main_ethernetsoc_sdram_choose_req_cmd_ready <= 1'd0; + builder_multiplexer_next_state <= 4'd0; + main_ethernetsoc_sdram_en1 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel3 <= 2'd0; + main_ethernetsoc_sdram_steerer_sel0 <= 2'd0; + main_ethernetsoc_sdram_steerer_sel1 <= 2'd0; + main_ethernetsoc_sdram_steerer_sel2 <= 2'd0; + main_ethernetsoc_sdram_choose_cmd_want_activates <= 1'd0; + main_ethernetsoc_sdram_en0 <= 1'd0; + builder_multiplexer_next_state <= builder_multiplexer_state; + case (builder_multiplexer_state) + 1'd1: begin + main_ethernetsoc_sdram_en1 <= 1'd1; + main_ethernetsoc_sdram_choose_req_want_writes <= 1'd1; + if (1'd0) begin + main_ethernetsoc_sdram_choose_req_cmd_ready <= (main_ethernetsoc_sdram_cas_allowed & ((~((main_ethernetsoc_sdram_choose_req_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_req_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_req_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed)); + end else begin + main_ethernetsoc_sdram_choose_cmd_want_activates <= main_ethernetsoc_sdram_ras_allowed; + main_ethernetsoc_sdram_choose_cmd_cmd_ready <= ((~((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed); + main_ethernetsoc_sdram_choose_req_cmd_ready <= main_ethernetsoc_sdram_cas_allowed; + end + main_ethernetsoc_sdram_steerer_sel0 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel1 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel2 <= 1'd1; + main_ethernetsoc_sdram_steerer_sel3 <= 2'd2; + if (main_ethernetsoc_sdram_read_available) begin + if (((~main_ethernetsoc_sdram_write_available) | main_ethernetsoc_sdram_max_time1)) begin + builder_multiplexer_next_state <= 2'd3; + end + end + if (main_ethernetsoc_sdram_go_to_refresh) begin + builder_multiplexer_next_state <= 2'd2; + end + end + 2'd2: begin + main_ethernetsoc_sdram_steerer_sel0 <= 2'd3; + main_ethernetsoc_sdram_cmd_ready <= 1'd1; + if (main_ethernetsoc_sdram_cmd_last) begin + builder_multiplexer_next_state <= 1'd0; + end + end + 2'd3: begin + if (main_ethernetsoc_sdram_twtrcon_ready) begin + builder_multiplexer_next_state <= 1'd0; + end + end + 3'd4: begin + builder_multiplexer_next_state <= 3'd5; + end + 3'd5: begin + builder_multiplexer_next_state <= 3'd6; + end + 3'd6: begin + builder_multiplexer_next_state <= 3'd7; + end + 3'd7: begin + builder_multiplexer_next_state <= 4'd8; + end + 4'd8: begin + builder_multiplexer_next_state <= 4'd9; + end + 4'd9: begin + builder_multiplexer_next_state <= 4'd10; + end + 4'd10: begin + builder_multiplexer_next_state <= 4'd11; + end + 4'd11: begin + builder_multiplexer_next_state <= 1'd1; + end + default: begin + main_ethernetsoc_sdram_en0 <= 1'd1; + main_ethernetsoc_sdram_choose_req_want_reads <= 1'd1; + if (1'd0) begin + main_ethernetsoc_sdram_choose_req_cmd_ready <= (main_ethernetsoc_sdram_cas_allowed & ((~((main_ethernetsoc_sdram_choose_req_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_req_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_req_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed)); + end else begin + main_ethernetsoc_sdram_choose_cmd_want_activates <= main_ethernetsoc_sdram_ras_allowed; + main_ethernetsoc_sdram_choose_cmd_cmd_ready <= ((~((main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_ethernetsoc_sdram_choose_cmd_cmd_payload_we))) | main_ethernetsoc_sdram_ras_allowed); + main_ethernetsoc_sdram_choose_req_cmd_ready <= main_ethernetsoc_sdram_cas_allowed; + end + main_ethernetsoc_sdram_steerer_sel0 <= 1'd0; + main_ethernetsoc_sdram_steerer_sel1 <= 1'd1; + main_ethernetsoc_sdram_steerer_sel2 <= 2'd2; + main_ethernetsoc_sdram_steerer_sel3 <= 1'd0; + if (main_ethernetsoc_sdram_write_available) begin + if (((~main_ethernetsoc_sdram_read_available) | main_ethernetsoc_sdram_max_time0)) begin + builder_multiplexer_next_state <= 3'd4; + end + end + if (main_ethernetsoc_sdram_go_to_refresh) begin + builder_multiplexer_next_state <= 2'd2; + end + end + endcase +end +assign builder_roundrobin0_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin0_ce = ((~main_ethernetsoc_sdram_interface_bank0_valid) & (~main_ethernetsoc_sdram_interface_bank0_lock)); +assign main_ethernetsoc_sdram_interface_bank0_addr = builder_rhs_array_muxed12; +assign main_ethernetsoc_sdram_interface_bank0_we = builder_rhs_array_muxed13; +assign main_ethernetsoc_sdram_interface_bank0_valid = builder_rhs_array_muxed14; +assign builder_roundrobin1_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin1_ce = ((~main_ethernetsoc_sdram_interface_bank1_valid) & (~main_ethernetsoc_sdram_interface_bank1_lock)); +assign main_ethernetsoc_sdram_interface_bank1_addr = builder_rhs_array_muxed15; +assign main_ethernetsoc_sdram_interface_bank1_we = builder_rhs_array_muxed16; +assign main_ethernetsoc_sdram_interface_bank1_valid = builder_rhs_array_muxed17; +assign builder_roundrobin2_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin2_ce = ((~main_ethernetsoc_sdram_interface_bank2_valid) & (~main_ethernetsoc_sdram_interface_bank2_lock)); +assign main_ethernetsoc_sdram_interface_bank2_addr = builder_rhs_array_muxed18; +assign main_ethernetsoc_sdram_interface_bank2_we = builder_rhs_array_muxed19; +assign main_ethernetsoc_sdram_interface_bank2_valid = builder_rhs_array_muxed20; +assign builder_roundrobin3_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin3_ce = ((~main_ethernetsoc_sdram_interface_bank3_valid) & (~main_ethernetsoc_sdram_interface_bank3_lock)); +assign main_ethernetsoc_sdram_interface_bank3_addr = builder_rhs_array_muxed21; +assign main_ethernetsoc_sdram_interface_bank3_we = builder_rhs_array_muxed22; +assign main_ethernetsoc_sdram_interface_bank3_valid = builder_rhs_array_muxed23; +assign builder_roundrobin4_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin4_ce = ((~main_ethernetsoc_sdram_interface_bank4_valid) & (~main_ethernetsoc_sdram_interface_bank4_lock)); +assign main_ethernetsoc_sdram_interface_bank4_addr = builder_rhs_array_muxed24; +assign main_ethernetsoc_sdram_interface_bank4_we = builder_rhs_array_muxed25; +assign main_ethernetsoc_sdram_interface_bank4_valid = builder_rhs_array_muxed26; +assign builder_roundrobin5_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin5_ce = ((~main_ethernetsoc_sdram_interface_bank5_valid) & (~main_ethernetsoc_sdram_interface_bank5_lock)); +assign main_ethernetsoc_sdram_interface_bank5_addr = builder_rhs_array_muxed27; +assign main_ethernetsoc_sdram_interface_bank5_we = builder_rhs_array_muxed28; +assign main_ethernetsoc_sdram_interface_bank5_valid = builder_rhs_array_muxed29; +assign builder_roundrobin6_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin6_ce = ((~main_ethernetsoc_sdram_interface_bank6_valid) & (~main_ethernetsoc_sdram_interface_bank6_lock)); +assign main_ethernetsoc_sdram_interface_bank6_addr = builder_rhs_array_muxed30; +assign main_ethernetsoc_sdram_interface_bank6_we = builder_rhs_array_muxed31; +assign main_ethernetsoc_sdram_interface_bank6_valid = builder_rhs_array_muxed32; +assign builder_roundrobin7_request = {(((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid)}; +assign builder_roundrobin7_ce = ((~main_ethernetsoc_sdram_interface_bank7_valid) & (~main_ethernetsoc_sdram_interface_bank7_lock)); +assign main_ethernetsoc_sdram_interface_bank7_addr = builder_rhs_array_muxed33; +assign main_ethernetsoc_sdram_interface_bank7_we = builder_rhs_array_muxed34; +assign main_ethernetsoc_sdram_interface_bank7_valid = builder_rhs_array_muxed35; +assign main_ethernetsoc_port_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd0) & ((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0)))))) & main_ethernetsoc_sdram_interface_bank7_ready)); +assign main_ethernetsoc_port_wdata_ready = builder_new_master_wdata_ready2; +assign main_ethernetsoc_port_rdata_valid = builder_new_master_rdata_valid9; +always @(*) begin + main_ethernetsoc_sdram_interface_wdata <= 128'd0; + main_ethernetsoc_sdram_interface_wdata_we <= 16'd0; + case ({builder_new_master_wdata_ready2}) + 1'd1: begin + main_ethernetsoc_sdram_interface_wdata <= main_ethernetsoc_port_wdata_payload_data; + main_ethernetsoc_sdram_interface_wdata_we <= main_ethernetsoc_port_wdata_payload_we; + end + default: begin + main_ethernetsoc_sdram_interface_wdata <= 1'd0; + main_ethernetsoc_sdram_interface_wdata_we <= 1'd0; + end + endcase +end +assign main_ethernetsoc_port_rdata_payload_data = main_ethernetsoc_sdram_interface_rdata; +assign builder_roundrobin0_grant = 1'd0; +assign builder_roundrobin1_grant = 1'd0; +assign builder_roundrobin2_grant = 1'd0; +assign builder_roundrobin3_grant = 1'd0; +assign builder_roundrobin4_grant = 1'd0; +assign builder_roundrobin5_grant = 1'd0; +assign builder_roundrobin6_grant = 1'd0; +assign builder_roundrobin7_grant = 1'd0; +assign main_ethernetsoc_data_port_adr = main_ethernetsoc_interface0_wb_sdram_adr[10:2]; +always @(*) begin + main_ethernetsoc_data_port_we <= 16'd0; + main_ethernetsoc_data_port_dat_w <= 128'd0; + if (main_ethernetsoc_write_from_slave) begin + main_ethernetsoc_data_port_dat_w <= main_ethernetsoc_dat_r; + main_ethernetsoc_data_port_we <= {16{1'd1}}; + end else begin + main_ethernetsoc_data_port_dat_w <= {4{main_ethernetsoc_interface0_wb_sdram_dat_w}}; + if ((((main_ethernetsoc_interface0_wb_sdram_cyc & main_ethernetsoc_interface0_wb_sdram_stb) & main_ethernetsoc_interface0_wb_sdram_we) & main_ethernetsoc_interface0_wb_sdram_ack)) begin + main_ethernetsoc_data_port_we <= {({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 1'd0)}} & main_ethernetsoc_interface0_wb_sdram_sel), ({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 1'd1)}} & main_ethernetsoc_interface0_wb_sdram_sel), ({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 2'd2)}} & main_ethernetsoc_interface0_wb_sdram_sel), ({4{(main_ethernetsoc_interface0_wb_sdram_adr[1:0] == 2'd3)}} & main_ethernetsoc_interface0_wb_sdram_sel)}; + end + end +end +assign main_ethernetsoc_dat_w = main_ethernetsoc_data_port_dat_r; +assign main_ethernetsoc_sel = 16'd65535; +always @(*) begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= 32'd0; + case (main_ethernetsoc_adr_offset_r) + 1'd0: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[127:96]; + end + 1'd1: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[95:64]; + end + 2'd2: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[63:32]; + end + default: begin + main_ethernetsoc_interface0_wb_sdram_dat_r <= main_ethernetsoc_data_port_dat_r[31:0]; + end + endcase +end +assign {main_ethernetsoc_tag_do_dirty, main_ethernetsoc_tag_do_tag} = main_ethernetsoc_tag_port_dat_r; +assign main_ethernetsoc_tag_port_dat_w = {main_ethernetsoc_tag_di_dirty, main_ethernetsoc_tag_di_tag}; +assign main_ethernetsoc_tag_port_adr = main_ethernetsoc_interface0_wb_sdram_adr[10:2]; +assign main_ethernetsoc_tag_di_tag = main_ethernetsoc_interface0_wb_sdram_adr[29:11]; +assign main_ethernetsoc_adr = {main_ethernetsoc_tag_do_tag, main_ethernetsoc_interface0_wb_sdram_adr[10:2]}; +always @(*) begin + main_ethernetsoc_tag_port_we <= 1'd0; + main_ethernetsoc_we <= 1'd0; + main_ethernetsoc_tag_di_dirty <= 1'd0; + main_ethernetsoc_word_clr <= 1'd0; + main_ethernetsoc_word_inc <= 1'd0; + main_ethernetsoc_interface0_wb_sdram_ack <= 1'd0; + builder_fullmemorywe_next_state <= 3'd0; + main_ethernetsoc_write_from_slave <= 1'd0; + main_ethernetsoc_cyc <= 1'd0; + main_ethernetsoc_stb <= 1'd0; + builder_fullmemorywe_next_state <= builder_fullmemorywe_state; + case (builder_fullmemorywe_state) + 1'd1: begin + main_ethernetsoc_word_clr <= 1'd1; + if ((main_ethernetsoc_tag_do_tag == main_ethernetsoc_interface0_wb_sdram_adr[29:11])) begin + main_ethernetsoc_interface0_wb_sdram_ack <= 1'd1; + if (main_ethernetsoc_interface0_wb_sdram_we) begin + main_ethernetsoc_tag_di_dirty <= 1'd1; + main_ethernetsoc_tag_port_we <= 1'd1; + end + builder_fullmemorywe_next_state <= 1'd0; + end else begin + if (main_ethernetsoc_tag_do_dirty) begin + builder_fullmemorywe_next_state <= 2'd2; + end else begin + builder_fullmemorywe_next_state <= 2'd3; + end + end + end + 2'd2: begin + main_ethernetsoc_stb <= 1'd1; + main_ethernetsoc_cyc <= 1'd1; + main_ethernetsoc_we <= 1'd1; + if (main_ethernetsoc_ack) begin + main_ethernetsoc_word_inc <= 1'd1; + if (1'd1) begin + builder_fullmemorywe_next_state <= 2'd3; + end + end + end + 2'd3: begin + main_ethernetsoc_tag_port_we <= 1'd1; + main_ethernetsoc_word_clr <= 1'd1; + builder_fullmemorywe_next_state <= 3'd4; + end + 3'd4: begin + main_ethernetsoc_stb <= 1'd1; + main_ethernetsoc_cyc <= 1'd1; + main_ethernetsoc_we <= 1'd0; + if (main_ethernetsoc_ack) begin + main_ethernetsoc_write_from_slave <= 1'd1; + main_ethernetsoc_word_inc <= 1'd1; + if (1'd1) begin + builder_fullmemorywe_next_state <= 1'd1; + end else begin + builder_fullmemorywe_next_state <= 3'd4; + end + end + end + default: begin + if ((main_ethernetsoc_interface0_wb_sdram_cyc & main_ethernetsoc_interface0_wb_sdram_stb)) begin + builder_fullmemorywe_next_state <= 1'd1; + end + end + endcase +end +always @(*) begin + main_ethernetsoc_ack <= 1'd0; + main_ethernetsoc_port_wdata_payload_data <= 128'd0; + main_ethernetsoc_port_wdata_payload_we <= 16'd0; + main_ethernetsoc_port_rdata_ready <= 1'd0; + builder_litedramwishbone2native_next_state <= 2'd0; + main_ethernetsoc_port_cmd_valid <= 1'd0; + main_ethernetsoc_dat_r <= 128'd0; + main_ethernetsoc_port_cmd_payload_we <= 1'd0; + main_ethernetsoc_port_cmd_payload_addr <= 24'd0; + main_ethernetsoc_port_wdata_valid <= 1'd0; + builder_litedramwishbone2native_next_state <= builder_litedramwishbone2native_state; + case (builder_litedramwishbone2native_state) + 1'd1: begin + main_ethernetsoc_port_cmd_valid <= 1'd1; + main_ethernetsoc_port_cmd_payload_addr <= main_ethernetsoc_adr; + main_ethernetsoc_port_cmd_payload_we <= main_ethernetsoc_we; + if (main_ethernetsoc_port_cmd_ready) begin + if (main_ethernetsoc_we) begin + builder_litedramwishbone2native_next_state <= 2'd2; + end else begin + builder_litedramwishbone2native_next_state <= 2'd3; + end + end + end + 2'd2: begin + main_ethernetsoc_port_wdata_valid <= 1'd1; + main_ethernetsoc_port_wdata_payload_we <= main_ethernetsoc_sel; + main_ethernetsoc_port_wdata_payload_data <= main_ethernetsoc_dat_w; + if (main_ethernetsoc_port_wdata_ready) begin + main_ethernetsoc_ack <= 1'd1; + builder_litedramwishbone2native_next_state <= 1'd0; + end + end + 2'd3: begin + main_ethernetsoc_port_rdata_ready <= 1'd1; + if (main_ethernetsoc_port_rdata_valid) begin + main_ethernetsoc_dat_r <= main_ethernetsoc_port_rdata_payload_data; + main_ethernetsoc_ack <= 1'd1; + builder_litedramwishbone2native_next_state <= 1'd0; + end + end + default: begin + if ((main_ethernetsoc_cyc & main_ethernetsoc_stb)) begin + builder_litedramwishbone2native_next_state <= 1'd1; + end + end + endcase +end +assign eth_rx_clk = eth_clocks_rx; +assign eth_tx_clk = eth_clocks_tx; +assign main_ethphy_reset0 = (main_ethphy_reset_storage | main_ethphy_reset1); +assign eth_rst_n = (~main_ethphy_reset0); +assign main_ethphy_counter_done = (main_ethphy_counter == 9'd256); +assign main_ethphy_counter_ce = (~main_ethphy_counter_done); +assign main_ethphy_reset1 = (~main_ethphy_counter_done); +assign main_ethphy_liteethphymiitx_converter_sink_valid = main_ethphy_liteethphymiitx_sink_sink_valid; +assign main_ethphy_liteethphymiitx_converter_sink_payload_data = main_ethphy_liteethphymiitx_sink_sink_payload_data; +assign main_ethphy_liteethphymiitx_sink_sink_ready = main_ethphy_liteethphymiitx_converter_sink_ready; +assign main_ethphy_liteethphymiitx_converter_source_ready = 1'd1; +assign main_ethphy_liteethphymiitx_converter_converter_sink_valid = main_ethphy_liteethphymiitx_converter_sink_valid; +assign main_ethphy_liteethphymiitx_converter_converter_sink_first = main_ethphy_liteethphymiitx_converter_sink_first; +assign main_ethphy_liteethphymiitx_converter_converter_sink_last = main_ethphy_liteethphymiitx_converter_sink_last; +assign main_ethphy_liteethphymiitx_converter_sink_ready = main_ethphy_liteethphymiitx_converter_converter_sink_ready; +always @(*) begin + main_ethphy_liteethphymiitx_converter_converter_sink_payload_data <= 8'd0; + main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[3:0] <= main_ethphy_liteethphymiitx_converter_sink_payload_data[3:0]; + main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[7:4] <= main_ethphy_liteethphymiitx_converter_sink_payload_data[7:4]; +end +assign main_ethphy_liteethphymiitx_converter_source_valid = main_ethphy_liteethphymiitx_converter_source_source_valid; +assign main_ethphy_liteethphymiitx_converter_source_first = main_ethphy_liteethphymiitx_converter_source_source_first; +assign main_ethphy_liteethphymiitx_converter_source_last = main_ethphy_liteethphymiitx_converter_source_source_last; +assign main_ethphy_liteethphymiitx_converter_source_source_ready = main_ethphy_liteethphymiitx_converter_source_ready; +assign {main_ethphy_liteethphymiitx_converter_source_payload_data} = main_ethphy_liteethphymiitx_converter_source_source_payload_data; +assign main_ethphy_liteethphymiitx_converter_source_source_valid = main_ethphy_liteethphymiitx_converter_converter_source_valid; +assign main_ethphy_liteethphymiitx_converter_converter_source_ready = main_ethphy_liteethphymiitx_converter_source_source_ready; +assign main_ethphy_liteethphymiitx_converter_source_source_first = main_ethphy_liteethphymiitx_converter_converter_source_first; +assign main_ethphy_liteethphymiitx_converter_source_source_last = main_ethphy_liteethphymiitx_converter_converter_source_last; +assign main_ethphy_liteethphymiitx_converter_source_source_payload_data = main_ethphy_liteethphymiitx_converter_converter_source_payload_data; +assign main_ethphy_liteethphymiitx_converter_converter_first = (main_ethphy_liteethphymiitx_converter_converter_mux == 1'd0); +assign main_ethphy_liteethphymiitx_converter_converter_last = (main_ethphy_liteethphymiitx_converter_converter_mux == 1'd1); +assign main_ethphy_liteethphymiitx_converter_converter_source_valid = main_ethphy_liteethphymiitx_converter_converter_sink_valid; +assign main_ethphy_liteethphymiitx_converter_converter_source_first = (main_ethphy_liteethphymiitx_converter_converter_sink_first & main_ethphy_liteethphymiitx_converter_converter_first); +assign main_ethphy_liteethphymiitx_converter_converter_source_last = (main_ethphy_liteethphymiitx_converter_converter_sink_last & main_ethphy_liteethphymiitx_converter_converter_last); +assign main_ethphy_liteethphymiitx_converter_converter_sink_ready = (main_ethphy_liteethphymiitx_converter_converter_last & main_ethphy_liteethphymiitx_converter_converter_source_ready); +always @(*) begin + main_ethphy_liteethphymiitx_converter_converter_source_payload_data <= 4'd0; + case (main_ethphy_liteethphymiitx_converter_converter_mux) + 1'd0: begin + main_ethphy_liteethphymiitx_converter_converter_source_payload_data <= main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[3:0]; + end + default: begin + main_ethphy_liteethphymiitx_converter_converter_source_payload_data <= main_ethphy_liteethphymiitx_converter_converter_sink_payload_data[7:4]; + end + endcase +end +assign main_ethphy_liteethphymiitx_converter_converter_source_payload_valid_token_count = main_ethphy_liteethphymiitx_converter_converter_last; +assign main_ethphy_liteethphymiirx_converter_sink_last = (~eth_rx_dv); +assign main_ethphy_liteethphymiirx_source_source_valid = main_ethphy_liteethphymiirx_converter_source_valid; +assign main_ethphy_liteethphymiirx_converter_source_ready = main_ethphy_liteethphymiirx_source_source_ready; +assign main_ethphy_liteethphymiirx_source_source_first = main_ethphy_liteethphymiirx_converter_source_first; +assign main_ethphy_liteethphymiirx_source_source_last = main_ethphy_liteethphymiirx_converter_source_last; +assign main_ethphy_liteethphymiirx_source_source_payload_data = main_ethphy_liteethphymiirx_converter_source_payload_data; +assign main_ethphy_liteethphymiirx_converter_converter_sink_valid = main_ethphy_liteethphymiirx_converter_sink_valid; +assign main_ethphy_liteethphymiirx_converter_converter_sink_first = main_ethphy_liteethphymiirx_converter_sink_first; +assign main_ethphy_liteethphymiirx_converter_converter_sink_last = main_ethphy_liteethphymiirx_converter_sink_last; +assign main_ethphy_liteethphymiirx_converter_sink_ready = main_ethphy_liteethphymiirx_converter_converter_sink_ready; +assign main_ethphy_liteethphymiirx_converter_converter_sink_payload_data = {main_ethphy_liteethphymiirx_converter_sink_payload_data}; +assign main_ethphy_liteethphymiirx_converter_source_valid = main_ethphy_liteethphymiirx_converter_source_source_valid; +assign main_ethphy_liteethphymiirx_converter_source_first = main_ethphy_liteethphymiirx_converter_source_source_first; +assign main_ethphy_liteethphymiirx_converter_source_last = main_ethphy_liteethphymiirx_converter_source_source_last; +assign main_ethphy_liteethphymiirx_converter_source_source_ready = main_ethphy_liteethphymiirx_converter_source_ready; +always @(*) begin + main_ethphy_liteethphymiirx_converter_source_payload_data <= 8'd0; + main_ethphy_liteethphymiirx_converter_source_payload_data[3:0] <= main_ethphy_liteethphymiirx_converter_source_source_payload_data[3:0]; + main_ethphy_liteethphymiirx_converter_source_payload_data[7:4] <= main_ethphy_liteethphymiirx_converter_source_source_payload_data[7:4]; +end +assign main_ethphy_liteethphymiirx_converter_source_source_valid = main_ethphy_liteethphymiirx_converter_converter_source_valid; +assign main_ethphy_liteethphymiirx_converter_converter_source_ready = main_ethphy_liteethphymiirx_converter_source_source_ready; +assign main_ethphy_liteethphymiirx_converter_source_source_first = main_ethphy_liteethphymiirx_converter_converter_source_first; +assign main_ethphy_liteethphymiirx_converter_source_source_last = main_ethphy_liteethphymiirx_converter_converter_source_last; +assign main_ethphy_liteethphymiirx_converter_source_source_payload_data = main_ethphy_liteethphymiirx_converter_converter_source_payload_data; +assign main_ethphy_liteethphymiirx_converter_converter_sink_ready = ((~main_ethphy_liteethphymiirx_converter_converter_strobe_all) | main_ethphy_liteethphymiirx_converter_converter_source_ready); +assign main_ethphy_liteethphymiirx_converter_converter_source_valid = main_ethphy_liteethphymiirx_converter_converter_strobe_all; +assign main_ethphy_liteethphymiirx_converter_converter_load_part = (main_ethphy_liteethphymiirx_converter_converter_sink_valid & main_ethphy_liteethphymiirx_converter_converter_sink_ready); +assign eth_mdc = main_ethphy_storage[0]; +assign main_ethphy_data_oe = main_ethphy_storage[1]; +assign main_ethphy_data_w = main_ethphy_storage[2]; +assign main_tx_cdc_sink_valid = main_source_valid; +assign main_source_ready = main_tx_cdc_sink_ready; +assign main_tx_cdc_sink_first = main_source_first; +assign main_tx_cdc_sink_last = main_source_last; +assign main_tx_cdc_sink_payload_data = main_source_payload_data; +assign main_tx_cdc_sink_payload_last_be = main_source_payload_last_be; +assign main_tx_cdc_sink_payload_error = main_source_payload_error; +assign main_sink_valid = main_rx_cdc_source_valid; +assign main_rx_cdc_source_ready = main_sink_ready; +assign main_sink_first = main_rx_cdc_source_first; +assign main_sink_last = main_rx_cdc_source_last; +assign main_sink_payload_data = main_rx_cdc_source_payload_data; +assign main_sink_payload_last_be = main_rx_cdc_source_payload_last_be; +assign main_sink_payload_error = main_rx_cdc_source_payload_error; +assign main_ps_preamble_error_i = main_preamble_checker_error; +assign main_ps_crc_error_i = main_crc32_checker_error; +always @(*) begin + main_tx_gap_inserter_source_last <= 1'd0; + main_tx_gap_inserter_source_payload_data <= 8'd0; + main_tx_gap_inserter_source_payload_last_be <= 1'd0; + main_tx_gap_inserter_source_payload_error <= 1'd0; + main_tx_gap_inserter_counter_reset <= 1'd0; + main_tx_gap_inserter_counter_ce <= 1'd0; + main_tx_gap_inserter_sink_ready <= 1'd0; + main_tx_gap_inserter_source_valid <= 1'd0; + builder_liteethmacgap_next_state <= 1'd0; + main_tx_gap_inserter_source_first <= 1'd0; + builder_liteethmacgap_next_state <= builder_liteethmacgap_state; + case (builder_liteethmacgap_state) + 1'd1: begin + main_tx_gap_inserter_counter_ce <= 1'd1; + if ((main_tx_gap_inserter_counter == 4'd11)) begin + builder_liteethmacgap_next_state <= 1'd0; + end + end + default: begin + main_tx_gap_inserter_counter_reset <= 1'd1; + main_tx_gap_inserter_source_valid <= main_tx_gap_inserter_sink_valid; + main_tx_gap_inserter_sink_ready <= main_tx_gap_inserter_source_ready; + main_tx_gap_inserter_source_first <= main_tx_gap_inserter_sink_first; + main_tx_gap_inserter_source_last <= main_tx_gap_inserter_sink_last; + main_tx_gap_inserter_source_payload_data <= main_tx_gap_inserter_sink_payload_data; + main_tx_gap_inserter_source_payload_last_be <= main_tx_gap_inserter_sink_payload_last_be; + main_tx_gap_inserter_source_payload_error <= main_tx_gap_inserter_sink_payload_error; + if (((main_tx_gap_inserter_sink_valid & main_tx_gap_inserter_sink_last) & main_tx_gap_inserter_sink_ready)) begin + builder_liteethmacgap_next_state <= 1'd1; + end + end + endcase +end +assign main_preamble_inserter_source_payload_last_be = main_preamble_inserter_sink_payload_last_be; +always @(*) begin + main_preamble_inserter_clr_cnt <= 1'd0; + main_preamble_inserter_sink_ready <= 1'd0; + main_preamble_inserter_inc_cnt <= 1'd0; + builder_liteethmacpreambleinserter_next_state <= 2'd0; + main_preamble_inserter_source_valid <= 1'd0; + main_preamble_inserter_source_first <= 1'd0; + main_preamble_inserter_source_last <= 1'd0; + main_preamble_inserter_source_payload_data <= 8'd0; + main_preamble_inserter_source_payload_error <= 1'd0; + main_preamble_inserter_source_payload_data <= main_preamble_inserter_sink_payload_data; + builder_liteethmacpreambleinserter_next_state <= builder_liteethmacpreambleinserter_state; + case (builder_liteethmacpreambleinserter_state) + 1'd1: begin + main_preamble_inserter_source_valid <= 1'd1; + case (main_preamble_inserter_cnt) + 1'd0: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[7:0]; + end + 1'd1: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[15:8]; + end + 2'd2: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[23:16]; + end + 2'd3: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[31:24]; + end + 3'd4: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[39:32]; + end + 3'd5: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[47:40]; + end + 3'd6: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[55:48]; + end + default: begin + main_preamble_inserter_source_payload_data <= main_preamble_inserter_preamble[63:56]; + end + endcase + if ((main_preamble_inserter_cnt == 3'd7)) begin + if (main_preamble_inserter_source_ready) begin + builder_liteethmacpreambleinserter_next_state <= 2'd2; + end + end else begin + main_preamble_inserter_inc_cnt <= main_preamble_inserter_source_ready; + end + end + 2'd2: begin + main_preamble_inserter_source_valid <= main_preamble_inserter_sink_valid; + main_preamble_inserter_sink_ready <= main_preamble_inserter_source_ready; + main_preamble_inserter_source_first <= main_preamble_inserter_sink_first; + main_preamble_inserter_source_last <= main_preamble_inserter_sink_last; + main_preamble_inserter_source_payload_error <= main_preamble_inserter_sink_payload_error; + if (((main_preamble_inserter_sink_valid & main_preamble_inserter_sink_last) & main_preamble_inserter_source_ready)) begin + builder_liteethmacpreambleinserter_next_state <= 1'd0; + end + end + default: begin + main_preamble_inserter_sink_ready <= 1'd1; + main_preamble_inserter_clr_cnt <= 1'd1; + if (main_preamble_inserter_sink_valid) begin + main_preamble_inserter_sink_ready <= 1'd0; + builder_liteethmacpreambleinserter_next_state <= 1'd1; + end + end + endcase +end +assign main_preamble_checker_source_payload_data = main_preamble_checker_sink_payload_data; +assign main_preamble_checker_source_payload_last_be = main_preamble_checker_sink_payload_last_be; +always @(*) begin + main_preamble_checker_sink_ready <= 1'd0; + builder_liteethmacpreamblechecker_next_state <= 1'd0; + main_preamble_checker_source_first <= 1'd0; + main_preamble_checker_source_last <= 1'd0; + main_preamble_checker_source_payload_error <= 1'd0; + main_preamble_checker_error <= 1'd0; + main_preamble_checker_source_valid <= 1'd0; + builder_liteethmacpreamblechecker_next_state <= builder_liteethmacpreamblechecker_state; + case (builder_liteethmacpreamblechecker_state) + 1'd1: begin + main_preamble_checker_source_valid <= main_preamble_checker_sink_valid; + main_preamble_checker_sink_ready <= main_preamble_checker_source_ready; + main_preamble_checker_source_first <= main_preamble_checker_sink_first; + main_preamble_checker_source_last <= main_preamble_checker_sink_last; + main_preamble_checker_source_payload_error <= main_preamble_checker_sink_payload_error; + if (((main_preamble_checker_source_valid & main_preamble_checker_source_last) & main_preamble_checker_source_ready)) begin + builder_liteethmacpreamblechecker_next_state <= 1'd0; + end + end + default: begin + main_preamble_checker_sink_ready <= 1'd1; + if (((main_preamble_checker_sink_valid & (~main_preamble_checker_sink_last)) & (main_preamble_checker_sink_payload_data == 8'd213))) begin + builder_liteethmacpreamblechecker_next_state <= 1'd1; + end + if ((main_preamble_checker_sink_valid & main_preamble_checker_sink_last)) begin + main_preamble_checker_error <= 1'd1; + end + end + endcase +end +assign main_crc32_inserter_cnt_done = (main_crc32_inserter_cnt == 1'd0); +assign main_crc32_inserter_data1 = main_crc32_inserter_data0; +assign main_crc32_inserter_last = main_crc32_inserter_reg; +assign main_crc32_inserter_value = (~{main_crc32_inserter_reg[0], main_crc32_inserter_reg[1], main_crc32_inserter_reg[2], main_crc32_inserter_reg[3], main_crc32_inserter_reg[4], main_crc32_inserter_reg[5], main_crc32_inserter_reg[6], main_crc32_inserter_reg[7], main_crc32_inserter_reg[8], main_crc32_inserter_reg[9], main_crc32_inserter_reg[10], main_crc32_inserter_reg[11], main_crc32_inserter_reg[12], main_crc32_inserter_reg[13], main_crc32_inserter_reg[14], main_crc32_inserter_reg[15], main_crc32_inserter_reg[16], main_crc32_inserter_reg[17], main_crc32_inserter_reg[18], main_crc32_inserter_reg[19], main_crc32_inserter_reg[20], main_crc32_inserter_reg[21], main_crc32_inserter_reg[22], main_crc32_inserter_reg[23], main_crc32_inserter_reg[24], main_crc32_inserter_reg[25], main_crc32_inserter_reg[26], main_crc32_inserter_reg[27], main_crc32_inserter_reg[28], main_crc32_inserter_reg[29], main_crc32_inserter_reg[30], main_crc32_inserter_reg[31]}); +assign main_crc32_inserter_error = (main_crc32_inserter_next != 32'd3338984827); +always @(*) begin + main_crc32_inserter_next <= 32'd0; + main_crc32_inserter_next[0] <= (((main_crc32_inserter_last[24] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[1] <= (((((((main_crc32_inserter_last[25] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[2] <= (((((((((main_crc32_inserter_last[26] ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[3] <= (((((((main_crc32_inserter_last[27] ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[4] <= (((((((((main_crc32_inserter_last[28] ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[5] <= (((((((((((((main_crc32_inserter_last[29] ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[6] <= (((((((((((main_crc32_inserter_last[30] ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[7] <= (((((((((main_crc32_inserter_last[31] ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[8] <= ((((((((main_crc32_inserter_last[0] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[9] <= ((((((((main_crc32_inserter_last[1] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[10] <= ((((((((main_crc32_inserter_last[2] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[11] <= ((((((((main_crc32_inserter_last[3] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[12] <= ((((((((((((main_crc32_inserter_last[4] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[13] <= ((((((((((((main_crc32_inserter_last[5] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[14] <= ((((((((((main_crc32_inserter_last[6] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[15] <= ((((((((main_crc32_inserter_last[7] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]); + main_crc32_inserter_next[16] <= ((((((main_crc32_inserter_last[8] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[17] <= ((((((main_crc32_inserter_last[9] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[18] <= ((((((main_crc32_inserter_last[10] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[19] <= ((((main_crc32_inserter_last[11] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]); + main_crc32_inserter_next[20] <= ((main_crc32_inserter_last[12] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]); + main_crc32_inserter_next[21] <= ((main_crc32_inserter_last[13] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]); + main_crc32_inserter_next[22] <= ((main_crc32_inserter_last[14] ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[23] <= ((((((main_crc32_inserter_last[15] ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_data1[6]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[24] <= ((((((main_crc32_inserter_last[16] ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[25] <= ((((main_crc32_inserter_last[17] ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[26] <= ((((((((main_crc32_inserter_last[18] ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]) ^ main_crc32_inserter_last[24]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_data1[7]); + main_crc32_inserter_next[27] <= ((((((((main_crc32_inserter_last[19] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]) ^ main_crc32_inserter_last[25]) ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_data1[6]); + main_crc32_inserter_next[28] <= ((((((main_crc32_inserter_last[20] ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]) ^ main_crc32_inserter_last[26]) ^ main_crc32_inserter_data1[5]); + main_crc32_inserter_next[29] <= ((((((main_crc32_inserter_last[21] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[30]) ^ main_crc32_inserter_data1[1]) ^ main_crc32_inserter_last[27]) ^ main_crc32_inserter_data1[4]); + main_crc32_inserter_next[30] <= ((((main_crc32_inserter_last[22] ^ main_crc32_inserter_last[31]) ^ main_crc32_inserter_data1[0]) ^ main_crc32_inserter_last[28]) ^ main_crc32_inserter_data1[3]); + main_crc32_inserter_next[31] <= ((main_crc32_inserter_last[23] ^ main_crc32_inserter_last[29]) ^ main_crc32_inserter_data1[2]); +end +always @(*) begin + main_crc32_inserter_source_payload_last_be <= 1'd0; + main_crc32_inserter_source_payload_error <= 1'd0; + main_crc32_inserter_data0 <= 8'd0; + main_crc32_inserter_is_ongoing0 <= 1'd0; + main_crc32_inserter_sink_ready <= 1'd0; + main_crc32_inserter_is_ongoing1 <= 1'd0; + main_crc32_inserter_ce <= 1'd0; + main_crc32_inserter_reset <= 1'd0; + builder_liteethmaccrc32inserter_next_state <= 2'd0; + main_crc32_inserter_source_valid <= 1'd0; + main_crc32_inserter_source_first <= 1'd0; + main_crc32_inserter_source_last <= 1'd0; + main_crc32_inserter_source_payload_data <= 8'd0; + builder_liteethmaccrc32inserter_next_state <= builder_liteethmaccrc32inserter_state; + case (builder_liteethmaccrc32inserter_state) + 1'd1: begin + main_crc32_inserter_ce <= (main_crc32_inserter_sink_valid & main_crc32_inserter_source_ready); + main_crc32_inserter_data0 <= main_crc32_inserter_sink_payload_data; + main_crc32_inserter_source_valid <= main_crc32_inserter_sink_valid; + main_crc32_inserter_sink_ready <= main_crc32_inserter_source_ready; + main_crc32_inserter_source_first <= main_crc32_inserter_sink_first; + main_crc32_inserter_source_last <= main_crc32_inserter_sink_last; + main_crc32_inserter_source_payload_data <= main_crc32_inserter_sink_payload_data; + main_crc32_inserter_source_payload_last_be <= main_crc32_inserter_sink_payload_last_be; + main_crc32_inserter_source_payload_error <= main_crc32_inserter_sink_payload_error; + main_crc32_inserter_source_last <= 1'd0; + if (((main_crc32_inserter_sink_valid & main_crc32_inserter_sink_last) & main_crc32_inserter_source_ready)) begin + builder_liteethmaccrc32inserter_next_state <= 2'd2; + end + end + 2'd2: begin + main_crc32_inserter_source_valid <= 1'd1; + case (main_crc32_inserter_cnt) + 1'd0: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[31:24]; + end + 1'd1: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[23:16]; + end + 2'd2: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[15:8]; + end + default: begin + main_crc32_inserter_source_payload_data <= main_crc32_inserter_value[7:0]; + end + endcase + if (main_crc32_inserter_cnt_done) begin + main_crc32_inserter_source_last <= 1'd1; + if (main_crc32_inserter_source_ready) begin + builder_liteethmaccrc32inserter_next_state <= 1'd0; + end + end + main_crc32_inserter_is_ongoing1 <= 1'd1; + end + default: begin + main_crc32_inserter_reset <= 1'd1; + main_crc32_inserter_sink_ready <= 1'd1; + if (main_crc32_inserter_sink_valid) begin + main_crc32_inserter_sink_ready <= 1'd0; + builder_liteethmaccrc32inserter_next_state <= 1'd1; + end + main_crc32_inserter_is_ongoing0 <= 1'd1; + end + endcase +end +assign main_crc32_checker_fifo_full = (main_crc32_checker_syncfifo_level == 3'd4); +assign main_crc32_checker_fifo_in = (main_crc32_checker_sink_sink_valid & ((~main_crc32_checker_fifo_full) | main_crc32_checker_fifo_out)); +assign main_crc32_checker_fifo_out = (main_crc32_checker_source_source_valid & main_crc32_checker_source_source_ready); +assign main_crc32_checker_syncfifo_sink_first = main_crc32_checker_sink_sink_first; +assign main_crc32_checker_syncfifo_sink_last = main_crc32_checker_sink_sink_last; +assign main_crc32_checker_syncfifo_sink_payload_data = main_crc32_checker_sink_sink_payload_data; +assign main_crc32_checker_syncfifo_sink_payload_last_be = main_crc32_checker_sink_sink_payload_last_be; +assign main_crc32_checker_syncfifo_sink_payload_error = main_crc32_checker_sink_sink_payload_error; +always @(*) begin + main_crc32_checker_syncfifo_sink_valid <= 1'd0; + main_crc32_checker_syncfifo_sink_valid <= main_crc32_checker_sink_sink_valid; + main_crc32_checker_syncfifo_sink_valid <= main_crc32_checker_fifo_in; +end +always @(*) begin + main_crc32_checker_sink_sink_ready <= 1'd0; + main_crc32_checker_sink_sink_ready <= main_crc32_checker_syncfifo_sink_ready; + main_crc32_checker_sink_sink_ready <= main_crc32_checker_fifo_in; +end +assign main_crc32_checker_source_source_valid = (main_crc32_checker_sink_sink_valid & main_crc32_checker_fifo_full); +assign main_crc32_checker_source_source_last = main_crc32_checker_sink_sink_last; +assign main_crc32_checker_syncfifo_source_ready = main_crc32_checker_fifo_out; +assign main_crc32_checker_source_source_payload_data = main_crc32_checker_syncfifo_source_payload_data; +assign main_crc32_checker_source_source_payload_last_be = main_crc32_checker_syncfifo_source_payload_last_be; +always @(*) begin + main_crc32_checker_source_source_payload_error <= 1'd0; + main_crc32_checker_source_source_payload_error <= main_crc32_checker_syncfifo_source_payload_error; + main_crc32_checker_source_source_payload_error <= (main_crc32_checker_sink_sink_payload_error | main_crc32_checker_crc_error); +end +assign main_crc32_checker_error = ((main_crc32_checker_source_source_valid & main_crc32_checker_source_source_last) & main_crc32_checker_crc_error); +assign main_crc32_checker_crc_data0 = main_crc32_checker_sink_sink_payload_data; +assign main_crc32_checker_crc_data1 = main_crc32_checker_crc_data0; +assign main_crc32_checker_crc_last = main_crc32_checker_crc_reg; +assign main_crc32_checker_crc_value = (~{main_crc32_checker_crc_reg[0], main_crc32_checker_crc_reg[1], main_crc32_checker_crc_reg[2], main_crc32_checker_crc_reg[3], main_crc32_checker_crc_reg[4], main_crc32_checker_crc_reg[5], main_crc32_checker_crc_reg[6], main_crc32_checker_crc_reg[7], main_crc32_checker_crc_reg[8], main_crc32_checker_crc_reg[9], main_crc32_checker_crc_reg[10], main_crc32_checker_crc_reg[11], main_crc32_checker_crc_reg[12], main_crc32_checker_crc_reg[13], main_crc32_checker_crc_reg[14], main_crc32_checker_crc_reg[15], main_crc32_checker_crc_reg[16], main_crc32_checker_crc_reg[17], main_crc32_checker_crc_reg[18], main_crc32_checker_crc_reg[19], main_crc32_checker_crc_reg[20], main_crc32_checker_crc_reg[21], main_crc32_checker_crc_reg[22], main_crc32_checker_crc_reg[23], main_crc32_checker_crc_reg[24], main_crc32_checker_crc_reg[25], main_crc32_checker_crc_reg[26], main_crc32_checker_crc_reg[27], main_crc32_checker_crc_reg[28], main_crc32_checker_crc_reg[29], main_crc32_checker_crc_reg[30], main_crc32_checker_crc_reg[31]}); +assign main_crc32_checker_crc_error = (main_crc32_checker_crc_next != 32'd3338984827); +always @(*) begin + main_crc32_checker_crc_next <= 32'd0; + main_crc32_checker_crc_next[0] <= (((main_crc32_checker_crc_last[24] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[1] <= (((((((main_crc32_checker_crc_last[25] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[2] <= (((((((((main_crc32_checker_crc_last[26] ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[3] <= (((((((main_crc32_checker_crc_last[27] ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[4] <= (((((((((main_crc32_checker_crc_last[28] ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[5] <= (((((((((((((main_crc32_checker_crc_last[29] ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[6] <= (((((((((((main_crc32_checker_crc_last[30] ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[7] <= (((((((((main_crc32_checker_crc_last[31] ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[8] <= ((((((((main_crc32_checker_crc_last[0] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[9] <= ((((((((main_crc32_checker_crc_last[1] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[10] <= ((((((((main_crc32_checker_crc_last[2] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[11] <= ((((((((main_crc32_checker_crc_last[3] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[12] <= ((((((((((((main_crc32_checker_crc_last[4] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[13] <= ((((((((((((main_crc32_checker_crc_last[5] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[14] <= ((((((((((main_crc32_checker_crc_last[6] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[15] <= ((((((((main_crc32_checker_crc_last[7] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]); + main_crc32_checker_crc_next[16] <= ((((((main_crc32_checker_crc_last[8] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[17] <= ((((((main_crc32_checker_crc_last[9] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[18] <= ((((((main_crc32_checker_crc_last[10] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[19] <= ((((main_crc32_checker_crc_last[11] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]); + main_crc32_checker_crc_next[20] <= ((main_crc32_checker_crc_last[12] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]); + main_crc32_checker_crc_next[21] <= ((main_crc32_checker_crc_last[13] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]); + main_crc32_checker_crc_next[22] <= ((main_crc32_checker_crc_last[14] ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[23] <= ((((((main_crc32_checker_crc_last[15] ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_data1[6]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[24] <= ((((((main_crc32_checker_crc_last[16] ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[25] <= ((((main_crc32_checker_crc_last[17] ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[26] <= ((((((((main_crc32_checker_crc_last[18] ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]) ^ main_crc32_checker_crc_last[24]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_data1[7]); + main_crc32_checker_crc_next[27] <= ((((((((main_crc32_checker_crc_last[19] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]) ^ main_crc32_checker_crc_last[25]) ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_data1[6]); + main_crc32_checker_crc_next[28] <= ((((((main_crc32_checker_crc_last[20] ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]) ^ main_crc32_checker_crc_last[26]) ^ main_crc32_checker_crc_data1[5]); + main_crc32_checker_crc_next[29] <= ((((((main_crc32_checker_crc_last[21] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[30]) ^ main_crc32_checker_crc_data1[1]) ^ main_crc32_checker_crc_last[27]) ^ main_crc32_checker_crc_data1[4]); + main_crc32_checker_crc_next[30] <= ((((main_crc32_checker_crc_last[22] ^ main_crc32_checker_crc_last[31]) ^ main_crc32_checker_crc_data1[0]) ^ main_crc32_checker_crc_last[28]) ^ main_crc32_checker_crc_data1[3]); + main_crc32_checker_crc_next[31] <= ((main_crc32_checker_crc_last[23] ^ main_crc32_checker_crc_last[29]) ^ main_crc32_checker_crc_data1[2]); +end +assign main_crc32_checker_syncfifo_syncfifo_din = {main_crc32_checker_syncfifo_fifo_in_last, main_crc32_checker_syncfifo_fifo_in_first, main_crc32_checker_syncfifo_fifo_in_payload_error, main_crc32_checker_syncfifo_fifo_in_payload_last_be, main_crc32_checker_syncfifo_fifo_in_payload_data}; +assign {main_crc32_checker_syncfifo_fifo_out_last, main_crc32_checker_syncfifo_fifo_out_first, main_crc32_checker_syncfifo_fifo_out_payload_error, main_crc32_checker_syncfifo_fifo_out_payload_last_be, main_crc32_checker_syncfifo_fifo_out_payload_data} = main_crc32_checker_syncfifo_syncfifo_dout; +assign main_crc32_checker_syncfifo_sink_ready = main_crc32_checker_syncfifo_syncfifo_writable; +assign main_crc32_checker_syncfifo_syncfifo_we = main_crc32_checker_syncfifo_sink_valid; +assign main_crc32_checker_syncfifo_fifo_in_first = main_crc32_checker_syncfifo_sink_first; +assign main_crc32_checker_syncfifo_fifo_in_last = main_crc32_checker_syncfifo_sink_last; +assign main_crc32_checker_syncfifo_fifo_in_payload_data = main_crc32_checker_syncfifo_sink_payload_data; +assign main_crc32_checker_syncfifo_fifo_in_payload_last_be = main_crc32_checker_syncfifo_sink_payload_last_be; +assign main_crc32_checker_syncfifo_fifo_in_payload_error = main_crc32_checker_syncfifo_sink_payload_error; +assign main_crc32_checker_syncfifo_source_valid = main_crc32_checker_syncfifo_syncfifo_readable; +assign main_crc32_checker_syncfifo_source_first = main_crc32_checker_syncfifo_fifo_out_first; +assign main_crc32_checker_syncfifo_source_last = main_crc32_checker_syncfifo_fifo_out_last; +assign main_crc32_checker_syncfifo_source_payload_data = main_crc32_checker_syncfifo_fifo_out_payload_data; +assign main_crc32_checker_syncfifo_source_payload_last_be = main_crc32_checker_syncfifo_fifo_out_payload_last_be; +assign main_crc32_checker_syncfifo_source_payload_error = main_crc32_checker_syncfifo_fifo_out_payload_error; +assign main_crc32_checker_syncfifo_syncfifo_re = main_crc32_checker_syncfifo_source_ready; +always @(*) begin + main_crc32_checker_syncfifo_wrport_adr <= 3'd0; + if (main_crc32_checker_syncfifo_replace) begin + main_crc32_checker_syncfifo_wrport_adr <= (main_crc32_checker_syncfifo_produce - 1'd1); + end else begin + main_crc32_checker_syncfifo_wrport_adr <= main_crc32_checker_syncfifo_produce; + end +end +assign main_crc32_checker_syncfifo_wrport_dat_w = main_crc32_checker_syncfifo_syncfifo_din; +assign main_crc32_checker_syncfifo_wrport_we = (main_crc32_checker_syncfifo_syncfifo_we & (main_crc32_checker_syncfifo_syncfifo_writable | main_crc32_checker_syncfifo_replace)); +assign main_crc32_checker_syncfifo_do_read = (main_crc32_checker_syncfifo_syncfifo_readable & main_crc32_checker_syncfifo_syncfifo_re); +assign main_crc32_checker_syncfifo_rdport_adr = main_crc32_checker_syncfifo_consume; +assign main_crc32_checker_syncfifo_syncfifo_dout = main_crc32_checker_syncfifo_rdport_dat_r; +assign main_crc32_checker_syncfifo_syncfifo_writable = (main_crc32_checker_syncfifo_level != 3'd5); +assign main_crc32_checker_syncfifo_syncfifo_readable = (main_crc32_checker_syncfifo_level != 1'd0); +always @(*) begin + main_crc32_checker_fifo_reset <= 1'd0; + builder_liteethmaccrc32checker_next_state <= 2'd0; + main_crc32_checker_crc_ce <= 1'd0; + main_crc32_checker_crc_reset <= 1'd0; + builder_liteethmaccrc32checker_next_state <= builder_liteethmaccrc32checker_state; + case (builder_liteethmaccrc32checker_state) + 1'd1: begin + if ((main_crc32_checker_sink_sink_valid & main_crc32_checker_sink_sink_ready)) begin + main_crc32_checker_crc_ce <= 1'd1; + builder_liteethmaccrc32checker_next_state <= 2'd2; + end + end + 2'd2: begin + if ((main_crc32_checker_sink_sink_valid & main_crc32_checker_sink_sink_ready)) begin + main_crc32_checker_crc_ce <= 1'd1; + if (main_crc32_checker_sink_sink_last) begin + builder_liteethmaccrc32checker_next_state <= 1'd0; + end + end + end + default: begin + main_crc32_checker_crc_reset <= 1'd1; + main_crc32_checker_fifo_reset <= 1'd1; + builder_liteethmaccrc32checker_next_state <= 1'd1; + end + endcase +end +assign main_ps_preamble_error_o = (main_ps_preamble_error_toggle_o ^ main_ps_preamble_error_toggle_o_r); +assign main_ps_crc_error_o = (main_ps_crc_error_toggle_o ^ main_ps_crc_error_toggle_o_r); +assign main_padding_inserter_counter_done = (main_padding_inserter_counter >= 6'd59); +always @(*) begin + main_padding_inserter_source_payload_data <= 8'd0; + main_padding_inserter_source_payload_last_be <= 1'd0; + main_padding_inserter_source_payload_error <= 1'd0; + main_padding_inserter_counter_reset <= 1'd0; + main_padding_inserter_sink_ready <= 1'd0; + main_padding_inserter_counter_ce <= 1'd0; + builder_liteethmacpaddinginserter_next_state <= 1'd0; + main_padding_inserter_source_valid <= 1'd0; + main_padding_inserter_source_first <= 1'd0; + main_padding_inserter_source_last <= 1'd0; + builder_liteethmacpaddinginserter_next_state <= builder_liteethmacpaddinginserter_state; + case (builder_liteethmacpaddinginserter_state) + 1'd1: begin + main_padding_inserter_source_valid <= 1'd1; + main_padding_inserter_source_last <= main_padding_inserter_counter_done; + main_padding_inserter_source_payload_data <= 1'd0; + if ((main_padding_inserter_source_valid & main_padding_inserter_source_ready)) begin + main_padding_inserter_counter_ce <= 1'd1; + if (main_padding_inserter_counter_done) begin + main_padding_inserter_counter_reset <= 1'd1; + builder_liteethmacpaddinginserter_next_state <= 1'd0; + end + end + end + default: begin + main_padding_inserter_source_valid <= main_padding_inserter_sink_valid; + main_padding_inserter_sink_ready <= main_padding_inserter_source_ready; + main_padding_inserter_source_first <= main_padding_inserter_sink_first; + main_padding_inserter_source_last <= main_padding_inserter_sink_last; + main_padding_inserter_source_payload_data <= main_padding_inserter_sink_payload_data; + main_padding_inserter_source_payload_last_be <= main_padding_inserter_sink_payload_last_be; + main_padding_inserter_source_payload_error <= main_padding_inserter_sink_payload_error; + if ((main_padding_inserter_source_valid & main_padding_inserter_source_ready)) begin + main_padding_inserter_counter_ce <= 1'd1; + if (main_padding_inserter_sink_last) begin + if ((~main_padding_inserter_counter_done)) begin + main_padding_inserter_source_last <= 1'd0; + builder_liteethmacpaddinginserter_next_state <= 1'd1; + end else begin + main_padding_inserter_counter_reset <= 1'd1; + end + end + end + end + endcase +end +assign main_padding_checker_source_valid = main_padding_checker_sink_valid; +assign main_padding_checker_sink_ready = main_padding_checker_source_ready; +assign main_padding_checker_source_first = main_padding_checker_sink_first; +assign main_padding_checker_source_last = main_padding_checker_sink_last; +assign main_padding_checker_source_payload_data = main_padding_checker_sink_payload_data; +assign main_padding_checker_source_payload_last_be = main_padding_checker_sink_payload_last_be; +assign main_padding_checker_source_payload_error = main_padding_checker_sink_payload_error; +assign main_tx_last_be_source_valid = (main_tx_last_be_sink_valid & main_tx_last_be_ongoing); +assign main_tx_last_be_source_last = main_tx_last_be_sink_payload_last_be; +assign main_tx_last_be_source_payload_data = main_tx_last_be_sink_payload_data; +assign main_tx_last_be_sink_ready = main_tx_last_be_source_ready; +assign main_rx_last_be_source_valid = main_rx_last_be_sink_valid; +assign main_rx_last_be_sink_ready = main_rx_last_be_source_ready; +assign main_rx_last_be_source_first = main_rx_last_be_sink_first; +assign main_rx_last_be_source_last = main_rx_last_be_sink_last; +assign main_rx_last_be_source_payload_data = main_rx_last_be_sink_payload_data; +assign main_rx_last_be_source_payload_error = main_rx_last_be_sink_payload_error; +always @(*) begin + main_rx_last_be_source_payload_last_be <= 1'd0; + main_rx_last_be_source_payload_last_be <= main_rx_last_be_sink_payload_last_be; + main_rx_last_be_source_payload_last_be <= main_rx_last_be_sink_last; +end +assign main_tx_converter_converter_sink_valid = main_tx_converter_sink_valid; +assign main_tx_converter_converter_sink_first = main_tx_converter_sink_first; +assign main_tx_converter_converter_sink_last = main_tx_converter_sink_last; +assign main_tx_converter_sink_ready = main_tx_converter_converter_sink_ready; +always @(*) begin + main_tx_converter_converter_sink_payload_data <= 40'd0; + main_tx_converter_converter_sink_payload_data[7:0] <= main_tx_converter_sink_payload_data[7:0]; + main_tx_converter_converter_sink_payload_data[8] <= main_tx_converter_sink_payload_last_be[0]; + main_tx_converter_converter_sink_payload_data[9] <= main_tx_converter_sink_payload_error[0]; + main_tx_converter_converter_sink_payload_data[17:10] <= main_tx_converter_sink_payload_data[15:8]; + main_tx_converter_converter_sink_payload_data[18] <= main_tx_converter_sink_payload_last_be[1]; + main_tx_converter_converter_sink_payload_data[19] <= main_tx_converter_sink_payload_error[1]; + main_tx_converter_converter_sink_payload_data[27:20] <= main_tx_converter_sink_payload_data[23:16]; + main_tx_converter_converter_sink_payload_data[28] <= main_tx_converter_sink_payload_last_be[2]; + main_tx_converter_converter_sink_payload_data[29] <= main_tx_converter_sink_payload_error[2]; + main_tx_converter_converter_sink_payload_data[37:30] <= main_tx_converter_sink_payload_data[31:24]; + main_tx_converter_converter_sink_payload_data[38] <= main_tx_converter_sink_payload_last_be[3]; + main_tx_converter_converter_sink_payload_data[39] <= main_tx_converter_sink_payload_error[3]; +end +assign main_tx_converter_source_valid = main_tx_converter_source_source_valid; +assign main_tx_converter_source_first = main_tx_converter_source_source_first; +assign main_tx_converter_source_last = main_tx_converter_source_source_last; +assign main_tx_converter_source_source_ready = main_tx_converter_source_ready; +assign {main_tx_converter_source_payload_error, main_tx_converter_source_payload_last_be, main_tx_converter_source_payload_data} = main_tx_converter_source_source_payload_data; +assign main_tx_converter_source_source_valid = main_tx_converter_converter_source_valid; +assign main_tx_converter_converter_source_ready = main_tx_converter_source_source_ready; +assign main_tx_converter_source_source_first = main_tx_converter_converter_source_first; +assign main_tx_converter_source_source_last = main_tx_converter_converter_source_last; +assign main_tx_converter_source_source_payload_data = main_tx_converter_converter_source_payload_data; +assign main_tx_converter_converter_first = (main_tx_converter_converter_mux == 1'd0); +assign main_tx_converter_converter_last = (main_tx_converter_converter_mux == 2'd3); +assign main_tx_converter_converter_source_valid = main_tx_converter_converter_sink_valid; +assign main_tx_converter_converter_source_first = (main_tx_converter_converter_sink_first & main_tx_converter_converter_first); +assign main_tx_converter_converter_source_last = (main_tx_converter_converter_sink_last & main_tx_converter_converter_last); +assign main_tx_converter_converter_sink_ready = (main_tx_converter_converter_last & main_tx_converter_converter_source_ready); +always @(*) begin + main_tx_converter_converter_source_payload_data <= 10'd0; + case (main_tx_converter_converter_mux) + 1'd0: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[9:0]; + end + 1'd1: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[19:10]; + end + 2'd2: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[29:20]; + end + default: begin + main_tx_converter_converter_source_payload_data <= main_tx_converter_converter_sink_payload_data[39:30]; + end + endcase +end +assign main_tx_converter_converter_source_payload_valid_token_count = main_tx_converter_converter_last; +assign main_rx_converter_converter_sink_valid = main_rx_converter_sink_valid; +assign main_rx_converter_converter_sink_first = main_rx_converter_sink_first; +assign main_rx_converter_converter_sink_last = main_rx_converter_sink_last; +assign main_rx_converter_sink_ready = main_rx_converter_converter_sink_ready; +assign main_rx_converter_converter_sink_payload_data = {main_rx_converter_sink_payload_error, main_rx_converter_sink_payload_last_be, main_rx_converter_sink_payload_data}; +assign main_rx_converter_source_valid = main_rx_converter_source_source_valid; +assign main_rx_converter_source_first = main_rx_converter_source_source_first; +assign main_rx_converter_source_last = main_rx_converter_source_source_last; +assign main_rx_converter_source_source_ready = main_rx_converter_source_ready; +always @(*) begin + main_rx_converter_source_payload_data <= 32'd0; + main_rx_converter_source_payload_data[7:0] <= main_rx_converter_source_source_payload_data[7:0]; + main_rx_converter_source_payload_data[15:8] <= main_rx_converter_source_source_payload_data[17:10]; + main_rx_converter_source_payload_data[23:16] <= main_rx_converter_source_source_payload_data[27:20]; + main_rx_converter_source_payload_data[31:24] <= main_rx_converter_source_source_payload_data[37:30]; +end +always @(*) begin + main_rx_converter_source_payload_last_be <= 4'd0; + main_rx_converter_source_payload_last_be[0] <= main_rx_converter_source_source_payload_data[8]; + main_rx_converter_source_payload_last_be[1] <= main_rx_converter_source_source_payload_data[18]; + main_rx_converter_source_payload_last_be[2] <= main_rx_converter_source_source_payload_data[28]; + main_rx_converter_source_payload_last_be[3] <= main_rx_converter_source_source_payload_data[38]; +end +always @(*) begin + main_rx_converter_source_payload_error <= 4'd0; + main_rx_converter_source_payload_error[0] <= main_rx_converter_source_source_payload_data[9]; + main_rx_converter_source_payload_error[1] <= main_rx_converter_source_source_payload_data[19]; + main_rx_converter_source_payload_error[2] <= main_rx_converter_source_source_payload_data[29]; + main_rx_converter_source_payload_error[3] <= main_rx_converter_source_source_payload_data[39]; +end +assign main_rx_converter_source_source_valid = main_rx_converter_converter_source_valid; +assign main_rx_converter_converter_source_ready = main_rx_converter_source_source_ready; +assign main_rx_converter_source_source_first = main_rx_converter_converter_source_first; +assign main_rx_converter_source_source_last = main_rx_converter_converter_source_last; +assign main_rx_converter_source_source_payload_data = main_rx_converter_converter_source_payload_data; +assign main_rx_converter_converter_sink_ready = ((~main_rx_converter_converter_strobe_all) | main_rx_converter_converter_source_ready); +assign main_rx_converter_converter_source_valid = main_rx_converter_converter_strobe_all; +assign main_rx_converter_converter_load_part = (main_rx_converter_converter_sink_valid & main_rx_converter_converter_sink_ready); +assign main_tx_cdc_asyncfifo_din = {main_tx_cdc_fifo_in_last, main_tx_cdc_fifo_in_first, main_tx_cdc_fifo_in_payload_error, main_tx_cdc_fifo_in_payload_last_be, main_tx_cdc_fifo_in_payload_data}; +assign {main_tx_cdc_fifo_out_last, main_tx_cdc_fifo_out_first, main_tx_cdc_fifo_out_payload_error, main_tx_cdc_fifo_out_payload_last_be, main_tx_cdc_fifo_out_payload_data} = main_tx_cdc_asyncfifo_dout; +assign main_tx_cdc_sink_ready = main_tx_cdc_asyncfifo_writable; +assign main_tx_cdc_asyncfifo_we = main_tx_cdc_sink_valid; +assign main_tx_cdc_fifo_in_first = main_tx_cdc_sink_first; +assign main_tx_cdc_fifo_in_last = main_tx_cdc_sink_last; +assign main_tx_cdc_fifo_in_payload_data = main_tx_cdc_sink_payload_data; +assign main_tx_cdc_fifo_in_payload_last_be = main_tx_cdc_sink_payload_last_be; +assign main_tx_cdc_fifo_in_payload_error = main_tx_cdc_sink_payload_error; +assign main_tx_cdc_source_valid = main_tx_cdc_asyncfifo_readable; +assign main_tx_cdc_source_first = main_tx_cdc_fifo_out_first; +assign main_tx_cdc_source_last = main_tx_cdc_fifo_out_last; +assign main_tx_cdc_source_payload_data = main_tx_cdc_fifo_out_payload_data; +assign main_tx_cdc_source_payload_last_be = main_tx_cdc_fifo_out_payload_last_be; +assign main_tx_cdc_source_payload_error = main_tx_cdc_fifo_out_payload_error; +assign main_tx_cdc_asyncfifo_re = main_tx_cdc_source_ready; +assign main_tx_cdc_graycounter0_ce = (main_tx_cdc_asyncfifo_writable & main_tx_cdc_asyncfifo_we); +assign main_tx_cdc_graycounter1_ce = (main_tx_cdc_asyncfifo_readable & main_tx_cdc_asyncfifo_re); +assign main_tx_cdc_asyncfifo_writable = (((main_tx_cdc_graycounter0_q[6] == main_tx_cdc_consume_wdomain[6]) | (main_tx_cdc_graycounter0_q[5] == main_tx_cdc_consume_wdomain[5])) | (main_tx_cdc_graycounter0_q[4:0] != main_tx_cdc_consume_wdomain[4:0])); +assign main_tx_cdc_asyncfifo_readable = (main_tx_cdc_graycounter1_q != main_tx_cdc_produce_rdomain); +assign main_tx_cdc_wrport_adr = main_tx_cdc_graycounter0_q_binary[5:0]; +assign main_tx_cdc_wrport_dat_w = main_tx_cdc_asyncfifo_din; +assign main_tx_cdc_wrport_we = main_tx_cdc_graycounter0_ce; +assign main_tx_cdc_rdport_adr = main_tx_cdc_graycounter1_q_next_binary[5:0]; +assign main_tx_cdc_asyncfifo_dout = main_tx_cdc_rdport_dat_r; +always @(*) begin + main_tx_cdc_graycounter0_q_next_binary <= 7'd0; + if (main_tx_cdc_graycounter0_ce) begin + main_tx_cdc_graycounter0_q_next_binary <= (main_tx_cdc_graycounter0_q_binary + 1'd1); + end else begin + main_tx_cdc_graycounter0_q_next_binary <= main_tx_cdc_graycounter0_q_binary; + end +end +assign main_tx_cdc_graycounter0_q_next = (main_tx_cdc_graycounter0_q_next_binary ^ main_tx_cdc_graycounter0_q_next_binary[6:1]); +always @(*) begin + main_tx_cdc_graycounter1_q_next_binary <= 7'd0; + if (main_tx_cdc_graycounter1_ce) begin + main_tx_cdc_graycounter1_q_next_binary <= (main_tx_cdc_graycounter1_q_binary + 1'd1); + end else begin + main_tx_cdc_graycounter1_q_next_binary <= main_tx_cdc_graycounter1_q_binary; + end +end +assign main_tx_cdc_graycounter1_q_next = (main_tx_cdc_graycounter1_q_next_binary ^ main_tx_cdc_graycounter1_q_next_binary[6:1]); +assign main_rx_cdc_asyncfifo_din = {main_rx_cdc_fifo_in_last, main_rx_cdc_fifo_in_first, main_rx_cdc_fifo_in_payload_error, main_rx_cdc_fifo_in_payload_last_be, main_rx_cdc_fifo_in_payload_data}; +assign {main_rx_cdc_fifo_out_last, main_rx_cdc_fifo_out_first, main_rx_cdc_fifo_out_payload_error, main_rx_cdc_fifo_out_payload_last_be, main_rx_cdc_fifo_out_payload_data} = main_rx_cdc_asyncfifo_dout; +assign main_rx_cdc_sink_ready = main_rx_cdc_asyncfifo_writable; +assign main_rx_cdc_asyncfifo_we = main_rx_cdc_sink_valid; +assign main_rx_cdc_fifo_in_first = main_rx_cdc_sink_first; +assign main_rx_cdc_fifo_in_last = main_rx_cdc_sink_last; +assign main_rx_cdc_fifo_in_payload_data = main_rx_cdc_sink_payload_data; +assign main_rx_cdc_fifo_in_payload_last_be = main_rx_cdc_sink_payload_last_be; +assign main_rx_cdc_fifo_in_payload_error = main_rx_cdc_sink_payload_error; +assign main_rx_cdc_source_valid = main_rx_cdc_asyncfifo_readable; +assign main_rx_cdc_source_first = main_rx_cdc_fifo_out_first; +assign main_rx_cdc_source_last = main_rx_cdc_fifo_out_last; +assign main_rx_cdc_source_payload_data = main_rx_cdc_fifo_out_payload_data; +assign main_rx_cdc_source_payload_last_be = main_rx_cdc_fifo_out_payload_last_be; +assign main_rx_cdc_source_payload_error = main_rx_cdc_fifo_out_payload_error; +assign main_rx_cdc_asyncfifo_re = main_rx_cdc_source_ready; +assign main_rx_cdc_graycounter0_ce = (main_rx_cdc_asyncfifo_writable & main_rx_cdc_asyncfifo_we); +assign main_rx_cdc_graycounter1_ce = (main_rx_cdc_asyncfifo_readable & main_rx_cdc_asyncfifo_re); +assign main_rx_cdc_asyncfifo_writable = (((main_rx_cdc_graycounter0_q[6] == main_rx_cdc_consume_wdomain[6]) | (main_rx_cdc_graycounter0_q[5] == main_rx_cdc_consume_wdomain[5])) | (main_rx_cdc_graycounter0_q[4:0] != main_rx_cdc_consume_wdomain[4:0])); +assign main_rx_cdc_asyncfifo_readable = (main_rx_cdc_graycounter1_q != main_rx_cdc_produce_rdomain); +assign main_rx_cdc_wrport_adr = main_rx_cdc_graycounter0_q_binary[5:0]; +assign main_rx_cdc_wrport_dat_w = main_rx_cdc_asyncfifo_din; +assign main_rx_cdc_wrport_we = main_rx_cdc_graycounter0_ce; +assign main_rx_cdc_rdport_adr = main_rx_cdc_graycounter1_q_next_binary[5:0]; +assign main_rx_cdc_asyncfifo_dout = main_rx_cdc_rdport_dat_r; +always @(*) begin + main_rx_cdc_graycounter0_q_next_binary <= 7'd0; + if (main_rx_cdc_graycounter0_ce) begin + main_rx_cdc_graycounter0_q_next_binary <= (main_rx_cdc_graycounter0_q_binary + 1'd1); + end else begin + main_rx_cdc_graycounter0_q_next_binary <= main_rx_cdc_graycounter0_q_binary; + end +end +assign main_rx_cdc_graycounter0_q_next = (main_rx_cdc_graycounter0_q_next_binary ^ main_rx_cdc_graycounter0_q_next_binary[6:1]); +always @(*) begin + main_rx_cdc_graycounter1_q_next_binary <= 7'd0; + if (main_rx_cdc_graycounter1_ce) begin + main_rx_cdc_graycounter1_q_next_binary <= (main_rx_cdc_graycounter1_q_binary + 1'd1); + end else begin + main_rx_cdc_graycounter1_q_next_binary <= main_rx_cdc_graycounter1_q_binary; + end +end +assign main_rx_cdc_graycounter1_q_next = (main_rx_cdc_graycounter1_q_next_binary ^ main_rx_cdc_graycounter1_q_next_binary[6:1]); +assign main_tx_converter_sink_valid = main_tx_cdc_source_valid; +assign main_tx_cdc_source_ready = main_tx_converter_sink_ready; +assign main_tx_converter_sink_first = main_tx_cdc_source_first; +assign main_tx_converter_sink_last = main_tx_cdc_source_last; +assign main_tx_converter_sink_payload_data = main_tx_cdc_source_payload_data; +assign main_tx_converter_sink_payload_last_be = main_tx_cdc_source_payload_last_be; +assign main_tx_converter_sink_payload_error = main_tx_cdc_source_payload_error; +assign main_tx_last_be_sink_valid = main_tx_converter_source_valid; +assign main_tx_converter_source_ready = main_tx_last_be_sink_ready; +assign main_tx_last_be_sink_first = main_tx_converter_source_first; +assign main_tx_last_be_sink_last = main_tx_converter_source_last; +assign main_tx_last_be_sink_payload_data = main_tx_converter_source_payload_data; +assign main_tx_last_be_sink_payload_last_be = main_tx_converter_source_payload_last_be; +assign main_tx_last_be_sink_payload_error = main_tx_converter_source_payload_error; +assign main_padding_inserter_sink_valid = main_tx_last_be_source_valid; +assign main_tx_last_be_source_ready = main_padding_inserter_sink_ready; +assign main_padding_inserter_sink_first = main_tx_last_be_source_first; +assign main_padding_inserter_sink_last = main_tx_last_be_source_last; +assign main_padding_inserter_sink_payload_data = main_tx_last_be_source_payload_data; +assign main_padding_inserter_sink_payload_last_be = main_tx_last_be_source_payload_last_be; +assign main_padding_inserter_sink_payload_error = main_tx_last_be_source_payload_error; +assign main_crc32_inserter_sink_valid = main_padding_inserter_source_valid; +assign main_padding_inserter_source_ready = main_crc32_inserter_sink_ready; +assign main_crc32_inserter_sink_first = main_padding_inserter_source_first; +assign main_crc32_inserter_sink_last = main_padding_inserter_source_last; +assign main_crc32_inserter_sink_payload_data = main_padding_inserter_source_payload_data; +assign main_crc32_inserter_sink_payload_last_be = main_padding_inserter_source_payload_last_be; +assign main_crc32_inserter_sink_payload_error = main_padding_inserter_source_payload_error; +assign main_preamble_inserter_sink_valid = main_crc32_inserter_source_valid; +assign main_crc32_inserter_source_ready = main_preamble_inserter_sink_ready; +assign main_preamble_inserter_sink_first = main_crc32_inserter_source_first; +assign main_preamble_inserter_sink_last = main_crc32_inserter_source_last; +assign main_preamble_inserter_sink_payload_data = main_crc32_inserter_source_payload_data; +assign main_preamble_inserter_sink_payload_last_be = main_crc32_inserter_source_payload_last_be; +assign main_preamble_inserter_sink_payload_error = main_crc32_inserter_source_payload_error; +assign main_tx_gap_inserter_sink_valid = main_preamble_inserter_source_valid; +assign main_preamble_inserter_source_ready = main_tx_gap_inserter_sink_ready; +assign main_tx_gap_inserter_sink_first = main_preamble_inserter_source_first; +assign main_tx_gap_inserter_sink_last = main_preamble_inserter_source_last; +assign main_tx_gap_inserter_sink_payload_data = main_preamble_inserter_source_payload_data; +assign main_tx_gap_inserter_sink_payload_last_be = main_preamble_inserter_source_payload_last_be; +assign main_tx_gap_inserter_sink_payload_error = main_preamble_inserter_source_payload_error; +assign main_ethphy_liteethphymiitx_sink_sink_valid = main_tx_gap_inserter_source_valid; +assign main_tx_gap_inserter_source_ready = main_ethphy_liteethphymiitx_sink_sink_ready; +assign main_ethphy_liteethphymiitx_sink_sink_first = main_tx_gap_inserter_source_first; +assign main_ethphy_liteethphymiitx_sink_sink_last = main_tx_gap_inserter_source_last; +assign main_ethphy_liteethphymiitx_sink_sink_payload_data = main_tx_gap_inserter_source_payload_data; +assign main_ethphy_liteethphymiitx_sink_sink_payload_last_be = main_tx_gap_inserter_source_payload_last_be; +assign main_ethphy_liteethphymiitx_sink_sink_payload_error = main_tx_gap_inserter_source_payload_error; +assign main_preamble_checker_sink_valid = main_ethphy_liteethphymiirx_source_source_valid; +assign main_ethphy_liteethphymiirx_source_source_ready = main_preamble_checker_sink_ready; +assign main_preamble_checker_sink_first = main_ethphy_liteethphymiirx_source_source_first; +assign main_preamble_checker_sink_last = main_ethphy_liteethphymiirx_source_source_last; +assign main_preamble_checker_sink_payload_data = main_ethphy_liteethphymiirx_source_source_payload_data; +assign main_preamble_checker_sink_payload_last_be = main_ethphy_liteethphymiirx_source_source_payload_last_be; +assign main_preamble_checker_sink_payload_error = main_ethphy_liteethphymiirx_source_source_payload_error; +assign main_crc32_checker_sink_sink_valid = main_preamble_checker_source_valid; +assign main_preamble_checker_source_ready = main_crc32_checker_sink_sink_ready; +assign main_crc32_checker_sink_sink_first = main_preamble_checker_source_first; +assign main_crc32_checker_sink_sink_last = main_preamble_checker_source_last; +assign main_crc32_checker_sink_sink_payload_data = main_preamble_checker_source_payload_data; +assign main_crc32_checker_sink_sink_payload_last_be = main_preamble_checker_source_payload_last_be; +assign main_crc32_checker_sink_sink_payload_error = main_preamble_checker_source_payload_error; +assign main_padding_checker_sink_valid = main_crc32_checker_source_source_valid; +assign main_crc32_checker_source_source_ready = main_padding_checker_sink_ready; +assign main_padding_checker_sink_first = main_crc32_checker_source_source_first; +assign main_padding_checker_sink_last = main_crc32_checker_source_source_last; +assign main_padding_checker_sink_payload_data = main_crc32_checker_source_source_payload_data; +assign main_padding_checker_sink_payload_last_be = main_crc32_checker_source_source_payload_last_be; +assign main_padding_checker_sink_payload_error = main_crc32_checker_source_source_payload_error; +assign main_rx_last_be_sink_valid = main_padding_checker_source_valid; +assign main_padding_checker_source_ready = main_rx_last_be_sink_ready; +assign main_rx_last_be_sink_first = main_padding_checker_source_first; +assign main_rx_last_be_sink_last = main_padding_checker_source_last; +assign main_rx_last_be_sink_payload_data = main_padding_checker_source_payload_data; +assign main_rx_last_be_sink_payload_last_be = main_padding_checker_source_payload_last_be; +assign main_rx_last_be_sink_payload_error = main_padding_checker_source_payload_error; +assign main_rx_converter_sink_valid = main_rx_last_be_source_valid; +assign main_rx_last_be_source_ready = main_rx_converter_sink_ready; +assign main_rx_converter_sink_first = main_rx_last_be_source_first; +assign main_rx_converter_sink_last = main_rx_last_be_source_last; +assign main_rx_converter_sink_payload_data = main_rx_last_be_source_payload_data; +assign main_rx_converter_sink_payload_last_be = main_rx_last_be_source_payload_last_be; +assign main_rx_converter_sink_payload_error = main_rx_last_be_source_payload_error; +assign main_rx_cdc_sink_valid = main_rx_converter_source_valid; +assign main_rx_converter_source_ready = main_rx_cdc_sink_ready; +assign main_rx_cdc_sink_first = main_rx_converter_source_first; +assign main_rx_cdc_sink_last = main_rx_converter_source_last; +assign main_rx_cdc_sink_payload_data = main_rx_converter_source_payload_data; +assign main_rx_cdc_sink_payload_last_be = main_rx_converter_source_payload_last_be; +assign main_rx_cdc_sink_payload_error = main_rx_converter_source_payload_error; +assign main_writer_sink_sink_valid = main_sink_valid; +assign main_sink_ready = main_writer_sink_sink_ready; +assign main_writer_sink_sink_first = main_sink_first; +assign main_writer_sink_sink_last = main_sink_last; +assign main_writer_sink_sink_payload_data = main_sink_payload_data; +assign main_writer_sink_sink_payload_last_be = main_sink_payload_last_be; +assign main_writer_sink_sink_payload_error = main_sink_payload_error; +assign main_source_valid = main_reader_source_source_valid; +assign main_reader_source_source_ready = main_source_ready; +assign main_source_first = main_reader_source_source_first; +assign main_source_last = main_reader_source_source_last; +assign main_source_payload_data = main_reader_source_source_payload_data; +assign main_source_payload_last_be = main_reader_source_source_payload_last_be; +assign main_source_payload_error = main_reader_source_source_payload_error; +always @(*) begin + main_writer_inc <= 3'd0; + case (main_writer_sink_sink_payload_last_be) + 1'd1: begin + main_writer_inc <= 1'd1; + end + 2'd2: begin + main_writer_inc <= 2'd2; + end + 3'd4: begin + main_writer_inc <= 2'd3; + end + default: begin + main_writer_inc <= 3'd4; + end + endcase +end +assign main_writer_fifo_sink_payload_slot = main_writer_slot; +assign main_writer_fifo_sink_payload_length = main_writer_counter; +assign main_writer_fifo_source_ready = main_writer_available_clear; +assign main_writer_available_trigger = main_writer_fifo_source_valid; +assign main_writer_slot_status = main_writer_fifo_source_payload_slot; +assign main_writer_length_status = main_writer_fifo_source_payload_length; +always @(*) begin + main_writer_memory1_we <= 1'd0; + main_writer_memory0_adr <= 9'd0; + main_writer_memory1_dat_w <= 32'd0; + main_writer_memory0_we <= 1'd0; + main_writer_memory0_dat_w <= 32'd0; + main_writer_memory1_adr <= 9'd0; + case (main_writer_slot) + 1'd0: begin + main_writer_memory0_adr <= main_writer_counter[31:2]; + main_writer_memory0_dat_w <= main_writer_sink_sink_payload_data; + if ((main_writer_sink_sink_valid & main_writer_ongoing)) begin + main_writer_memory0_we <= 4'd15; + end + end + 1'd1: begin + main_writer_memory1_adr <= main_writer_counter[31:2]; + main_writer_memory1_dat_w <= main_writer_sink_sink_payload_data; + if ((main_writer_sink_sink_valid & main_writer_ongoing)) begin + main_writer_memory1_we <= 4'd15; + end + end + endcase +end +assign main_writer_status_w = main_writer_available_status; +always @(*) begin + main_writer_available_clear <= 1'd0; + if ((main_writer_pending_re & main_writer_pending_r)) begin + main_writer_available_clear <= 1'd1; + end +end +assign main_writer_pending_w = main_writer_available_pending; +assign main_writer_irq = (main_writer_pending_w & main_writer_storage); +assign main_writer_available_status = main_writer_available_trigger; +assign main_writer_available_pending = main_writer_available_trigger; +assign main_writer_fifo_syncfifo_din = {main_writer_fifo_fifo_in_last, main_writer_fifo_fifo_in_first, main_writer_fifo_fifo_in_payload_length, main_writer_fifo_fifo_in_payload_slot}; +assign {main_writer_fifo_fifo_out_last, main_writer_fifo_fifo_out_first, main_writer_fifo_fifo_out_payload_length, main_writer_fifo_fifo_out_payload_slot} = main_writer_fifo_syncfifo_dout; +assign main_writer_fifo_sink_ready = main_writer_fifo_syncfifo_writable; +assign main_writer_fifo_syncfifo_we = main_writer_fifo_sink_valid; +assign main_writer_fifo_fifo_in_first = main_writer_fifo_sink_first; +assign main_writer_fifo_fifo_in_last = main_writer_fifo_sink_last; +assign main_writer_fifo_fifo_in_payload_slot = main_writer_fifo_sink_payload_slot; +assign main_writer_fifo_fifo_in_payload_length = main_writer_fifo_sink_payload_length; +assign main_writer_fifo_source_valid = main_writer_fifo_syncfifo_readable; +assign main_writer_fifo_source_first = main_writer_fifo_fifo_out_first; +assign main_writer_fifo_source_last = main_writer_fifo_fifo_out_last; +assign main_writer_fifo_source_payload_slot = main_writer_fifo_fifo_out_payload_slot; +assign main_writer_fifo_source_payload_length = main_writer_fifo_fifo_out_payload_length; +assign main_writer_fifo_syncfifo_re = main_writer_fifo_source_ready; +always @(*) begin + main_writer_fifo_wrport_adr <= 1'd0; + if (main_writer_fifo_replace) begin + main_writer_fifo_wrport_adr <= (main_writer_fifo_produce - 1'd1); + end else begin + main_writer_fifo_wrport_adr <= main_writer_fifo_produce; + end +end +assign main_writer_fifo_wrport_dat_w = main_writer_fifo_syncfifo_din; +assign main_writer_fifo_wrport_we = (main_writer_fifo_syncfifo_we & (main_writer_fifo_syncfifo_writable | main_writer_fifo_replace)); +assign main_writer_fifo_do_read = (main_writer_fifo_syncfifo_readable & main_writer_fifo_syncfifo_re); +assign main_writer_fifo_rdport_adr = main_writer_fifo_consume; +assign main_writer_fifo_syncfifo_dout = main_writer_fifo_rdport_dat_r; +assign main_writer_fifo_syncfifo_writable = (main_writer_fifo_level != 2'd2); +assign main_writer_fifo_syncfifo_readable = (main_writer_fifo_level != 1'd0); +always @(*) begin + builder_liteethmacsramwriter_next_state <= 3'd0; + main_writer_errors_status_next_value <= 32'd0; + main_writer_counter_reset <= 1'd0; + main_writer_errors_status_next_value_ce <= 1'd0; + main_writer_counter_ce <= 1'd0; + main_writer_slot_ce <= 1'd0; + main_writer_ongoing <= 1'd0; + main_writer_fifo_sink_valid <= 1'd0; + builder_liteethmacsramwriter_next_state <= builder_liteethmacsramwriter_state; + case (builder_liteethmacsramwriter_state) + 1'd1: begin + if (main_writer_sink_sink_valid) begin + if ((main_writer_counter == 11'd1530)) begin + builder_liteethmacsramwriter_next_state <= 2'd3; + end else begin + main_writer_counter_ce <= 1'd1; + main_writer_ongoing <= 1'd1; + end + if (main_writer_sink_sink_last) begin + if (((main_writer_sink_sink_payload_error & main_writer_sink_sink_payload_last_be) != 1'd0)) begin + builder_liteethmacsramwriter_next_state <= 2'd2; + end else begin + builder_liteethmacsramwriter_next_state <= 3'd4; + end + end + end + end + 2'd2: begin + main_writer_counter_reset <= 1'd1; + builder_liteethmacsramwriter_next_state <= 1'd0; + end + 2'd3: begin + if ((main_writer_sink_sink_valid & main_writer_sink_sink_last)) begin + builder_liteethmacsramwriter_next_state <= 3'd4; + end + end + 3'd4: begin + main_writer_counter_reset <= 1'd1; + main_writer_slot_ce <= 1'd1; + main_writer_fifo_sink_valid <= 1'd1; + builder_liteethmacsramwriter_next_state <= 1'd0; + end + default: begin + if (main_writer_sink_sink_valid) begin + if (main_writer_fifo_sink_ready) begin + main_writer_ongoing <= 1'd1; + main_writer_counter_ce <= 1'd1; + builder_liteethmacsramwriter_next_state <= 1'd1; + end else begin + main_writer_errors_status_next_value <= (main_writer_errors_status + 1'd1); + main_writer_errors_status_next_value_ce <= 1'd1; + builder_liteethmacsramwriter_next_state <= 2'd3; + end + end + end + endcase +end +assign main_reader_fifo_sink_valid = main_reader_start_re; +assign main_reader_fifo_sink_payload_slot = main_reader_slot_storage; +assign main_reader_fifo_sink_payload_length = main_reader_length_storage; +assign main_reader_ready_status = main_reader_fifo_sink_ready; +assign main_reader_level_status = main_reader_fifo_level; +always @(*) begin + main_reader_source_source_payload_last_be <= 4'd0; + if (main_reader_last) begin + case (main_reader_fifo_source_payload_length[1:0]) + 1'd0: begin + main_reader_source_source_payload_last_be <= 4'd8; + end + 1'd1: begin + main_reader_source_source_payload_last_be <= 1'd1; + end + 2'd2: begin + main_reader_source_source_payload_last_be <= 2'd2; + end + 2'd3: begin + main_reader_source_source_payload_last_be <= 3'd4; + end + endcase + end +end +assign main_reader_last = ((main_reader_counter + 3'd4) >= main_reader_fifo_source_payload_length); +assign main_reader_memory0_adr = main_reader_counter[10:2]; +assign main_reader_memory1_adr = main_reader_counter[10:2]; +always @(*) begin + main_reader_source_source_payload_data <= 32'd0; + case (main_reader_fifo_source_payload_slot) + 1'd0: begin + main_reader_source_source_payload_data <= main_reader_memory0_dat_r; + end + 1'd1: begin + main_reader_source_source_payload_data <= main_reader_memory1_dat_r; + end + endcase +end +assign main_reader_eventmanager_status_w = main_reader_done_status; +always @(*) begin + main_reader_done_clear <= 1'd0; + if ((main_reader_eventmanager_pending_re & main_reader_eventmanager_pending_r)) begin + main_reader_done_clear <= 1'd1; + end +end +assign main_reader_eventmanager_pending_w = main_reader_done_pending; +assign main_reader_irq = (main_reader_eventmanager_pending_w & main_reader_eventmanager_storage); +assign main_reader_done_status = 1'd0; +assign main_reader_fifo_syncfifo_din = {main_reader_fifo_fifo_in_last, main_reader_fifo_fifo_in_first, main_reader_fifo_fifo_in_payload_length, main_reader_fifo_fifo_in_payload_slot}; +assign {main_reader_fifo_fifo_out_last, main_reader_fifo_fifo_out_first, main_reader_fifo_fifo_out_payload_length, main_reader_fifo_fifo_out_payload_slot} = main_reader_fifo_syncfifo_dout; +assign main_reader_fifo_sink_ready = main_reader_fifo_syncfifo_writable; +assign main_reader_fifo_syncfifo_we = main_reader_fifo_sink_valid; +assign main_reader_fifo_fifo_in_first = main_reader_fifo_sink_first; +assign main_reader_fifo_fifo_in_last = main_reader_fifo_sink_last; +assign main_reader_fifo_fifo_in_payload_slot = main_reader_fifo_sink_payload_slot; +assign main_reader_fifo_fifo_in_payload_length = main_reader_fifo_sink_payload_length; +assign main_reader_fifo_source_valid = main_reader_fifo_syncfifo_readable; +assign main_reader_fifo_source_first = main_reader_fifo_fifo_out_first; +assign main_reader_fifo_source_last = main_reader_fifo_fifo_out_last; +assign main_reader_fifo_source_payload_slot = main_reader_fifo_fifo_out_payload_slot; +assign main_reader_fifo_source_payload_length = main_reader_fifo_fifo_out_payload_length; +assign main_reader_fifo_syncfifo_re = main_reader_fifo_source_ready; +always @(*) begin + main_reader_fifo_wrport_adr <= 1'd0; + if (main_reader_fifo_replace) begin + main_reader_fifo_wrport_adr <= (main_reader_fifo_produce - 1'd1); + end else begin + main_reader_fifo_wrport_adr <= main_reader_fifo_produce; + end +end +assign main_reader_fifo_wrport_dat_w = main_reader_fifo_syncfifo_din; +assign main_reader_fifo_wrport_we = (main_reader_fifo_syncfifo_we & (main_reader_fifo_syncfifo_writable | main_reader_fifo_replace)); +assign main_reader_fifo_do_read = (main_reader_fifo_syncfifo_readable & main_reader_fifo_syncfifo_re); +assign main_reader_fifo_rdport_adr = main_reader_fifo_consume; +assign main_reader_fifo_syncfifo_dout = main_reader_fifo_rdport_dat_r; +assign main_reader_fifo_syncfifo_writable = (main_reader_fifo_level != 2'd2); +assign main_reader_fifo_syncfifo_readable = (main_reader_fifo_level != 1'd0); +always @(*) begin + main_reader_done_trigger <= 1'd0; + main_reader_counter_reset <= 1'd0; + main_reader_counter_ce <= 1'd0; + builder_liteethmacsramreader_next_state <= 2'd0; + main_reader_fifo_source_ready <= 1'd0; + main_reader_source_source_last <= 1'd0; + main_reader_source_source_valid <= 1'd0; + builder_liteethmacsramreader_next_state <= builder_liteethmacsramreader_state; + case (builder_liteethmacsramreader_state) + 1'd1: begin + if ((~main_reader_last_d)) begin + builder_liteethmacsramreader_next_state <= 2'd2; + end else begin + builder_liteethmacsramreader_next_state <= 2'd3; + end + end + 2'd2: begin + main_reader_source_source_valid <= 1'd1; + main_reader_source_source_last <= main_reader_last; + if (main_reader_source_source_ready) begin + main_reader_counter_ce <= (~main_reader_last); + builder_liteethmacsramreader_next_state <= 1'd1; + end + end + 2'd3: begin + main_reader_fifo_source_ready <= 1'd1; + main_reader_done_trigger <= 1'd1; + builder_liteethmacsramreader_next_state <= 1'd0; + end + default: begin + main_reader_counter_reset <= 1'd1; + if (main_reader_fifo_source_valid) begin + builder_liteethmacsramreader_next_state <= 1'd1; + end + end + endcase +end +assign main_ev_irq = (main_writer_irq | main_reader_irq); +assign main_sram0_adr0 = main_sram0_bus_adr0[8:0]; +assign main_sram0_bus_dat_r0 = main_sram0_dat_r0; +assign main_sram1_adr0 = main_sram1_bus_adr0[8:0]; +assign main_sram1_bus_dat_r0 = main_sram1_dat_r0; +always @(*) begin + main_sram0_we <= 4'd0; + main_sram0_we[0] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[0]); + main_sram0_we[1] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[1]); + main_sram0_we[2] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[2]); + main_sram0_we[3] <= (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & main_sram0_bus_we1) & main_sram0_bus_sel1[3]); +end +assign main_sram0_adr1 = main_sram0_bus_adr1[8:0]; +assign main_sram0_bus_dat_r1 = main_sram0_dat_r1; +assign main_sram0_dat_w = main_sram0_bus_dat_w1; +always @(*) begin + main_sram1_we <= 4'd0; + main_sram1_we[0] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[0]); + main_sram1_we[1] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[1]); + main_sram1_we[2] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[2]); + main_sram1_we[3] <= (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & main_sram1_bus_we1) & main_sram1_bus_sel1[3]); +end +assign main_sram1_adr1 = main_sram1_bus_adr1[8:0]; +assign main_sram1_bus_dat_r1 = main_sram1_dat_r1; +assign main_sram1_dat_w = main_sram1_bus_dat_w1; +always @(*) begin + main_slave_sel <= 4'd0; + main_slave_sel[0] <= (main_bus_adr[10:9] == 1'd0); + main_slave_sel[1] <= (main_bus_adr[10:9] == 1'd1); + main_slave_sel[2] <= (main_bus_adr[10:9] == 2'd2); + main_slave_sel[3] <= (main_bus_adr[10:9] == 2'd3); +end +assign main_sram0_bus_adr0 = main_bus_adr; +assign main_sram0_bus_dat_w0 = main_bus_dat_w; +assign main_sram0_bus_sel0 = main_bus_sel; +assign main_sram0_bus_stb0 = main_bus_stb; +assign main_sram0_bus_we0 = main_bus_we; +assign main_sram0_bus_cti0 = main_bus_cti; +assign main_sram0_bus_bte0 = main_bus_bte; +assign main_sram1_bus_adr0 = main_bus_adr; +assign main_sram1_bus_dat_w0 = main_bus_dat_w; +assign main_sram1_bus_sel0 = main_bus_sel; +assign main_sram1_bus_stb0 = main_bus_stb; +assign main_sram1_bus_we0 = main_bus_we; +assign main_sram1_bus_cti0 = main_bus_cti; +assign main_sram1_bus_bte0 = main_bus_bte; +assign main_sram0_bus_adr1 = main_bus_adr; +assign main_sram0_bus_dat_w1 = main_bus_dat_w; +assign main_sram0_bus_sel1 = main_bus_sel; +assign main_sram0_bus_stb1 = main_bus_stb; +assign main_sram0_bus_we1 = main_bus_we; +assign main_sram0_bus_cti1 = main_bus_cti; +assign main_sram0_bus_bte1 = main_bus_bte; +assign main_sram1_bus_adr1 = main_bus_adr; +assign main_sram1_bus_dat_w1 = main_bus_dat_w; +assign main_sram1_bus_sel1 = main_bus_sel; +assign main_sram1_bus_stb1 = main_bus_stb; +assign main_sram1_bus_we1 = main_bus_we; +assign main_sram1_bus_cti1 = main_bus_cti; +assign main_sram1_bus_bte1 = main_bus_bte; +assign main_sram0_bus_cyc0 = (main_bus_cyc & main_slave_sel[0]); +assign main_sram1_bus_cyc0 = (main_bus_cyc & main_slave_sel[1]); +assign main_sram0_bus_cyc1 = (main_bus_cyc & main_slave_sel[2]); +assign main_sram1_bus_cyc1 = (main_bus_cyc & main_slave_sel[3]); +assign main_bus_ack = (((main_sram0_bus_ack0 | main_sram1_bus_ack0) | main_sram0_bus_ack1) | main_sram1_bus_ack1); +assign main_bus_err = (((main_sram0_bus_err0 | main_sram1_bus_err0) | main_sram0_bus_err1) | main_sram1_bus_err1); +assign main_bus_dat_r = (((({32{main_slave_sel_r[0]}} & main_sram0_bus_dat_r0) | ({32{main_slave_sel_r[1]}} & main_sram1_bus_dat_r0)) | ({32{main_slave_sel_r[2]}} & main_sram0_bus_dat_r1)) | ({32{main_slave_sel_r[3]}} & main_sram1_bus_dat_r1)); +assign main_ethernetsoc_interface0_wb_sdram_adr = builder_rhs_array_muxed36; +assign main_ethernetsoc_interface0_wb_sdram_dat_w = builder_rhs_array_muxed37; +assign main_ethernetsoc_interface0_wb_sdram_sel = builder_rhs_array_muxed38; +assign main_ethernetsoc_interface0_wb_sdram_cyc = builder_rhs_array_muxed39; +assign main_ethernetsoc_interface0_wb_sdram_stb = builder_rhs_array_muxed40; +assign main_ethernetsoc_interface0_wb_sdram_we = builder_rhs_array_muxed41; +assign main_ethernetsoc_interface0_wb_sdram_cti = builder_rhs_array_muxed42; +assign main_ethernetsoc_interface0_wb_sdram_bte = builder_rhs_array_muxed43; +assign main_ethernetsoc_interface1_wb_sdram_dat_r = main_ethernetsoc_interface0_wb_sdram_dat_r; +assign main_ethernetsoc_interface1_wb_sdram_ack = (main_ethernetsoc_interface0_wb_sdram_ack & (builder_wb_sdram_con_grant == 1'd0)); +assign main_ethernetsoc_interface1_wb_sdram_err = (main_ethernetsoc_interface0_wb_sdram_err & (builder_wb_sdram_con_grant == 1'd0)); +assign builder_wb_sdram_con_request = {main_ethernetsoc_interface1_wb_sdram_cyc}; +assign builder_wb_sdram_con_grant = 1'd0; +assign builder_ethernetsoc_shared_adr = builder_rhs_array_muxed44; +assign builder_ethernetsoc_shared_dat_w = builder_rhs_array_muxed45; +assign builder_ethernetsoc_shared_sel = builder_rhs_array_muxed46; +assign builder_ethernetsoc_shared_cyc = builder_rhs_array_muxed47; +assign builder_ethernetsoc_shared_stb = builder_rhs_array_muxed48; +assign builder_ethernetsoc_shared_we = builder_rhs_array_muxed49; +assign builder_ethernetsoc_shared_cti = builder_rhs_array_muxed50; +assign builder_ethernetsoc_shared_bte = builder_rhs_array_muxed51; +assign main_ethernetsoc_vexriscv_ibus_dat_r = builder_ethernetsoc_shared_dat_r; +assign main_ethernetsoc_vexriscv_dbus_dat_r = builder_ethernetsoc_shared_dat_r; +assign main_ethernetsoc_vexriscv_ibus_ack = (builder_ethernetsoc_shared_ack & (builder_ethernetsoc_grant == 1'd0)); +assign main_ethernetsoc_vexriscv_dbus_ack = (builder_ethernetsoc_shared_ack & (builder_ethernetsoc_grant == 1'd1)); +assign main_ethernetsoc_vexriscv_ibus_err = (builder_ethernetsoc_shared_err & (builder_ethernetsoc_grant == 1'd0)); +assign main_ethernetsoc_vexriscv_dbus_err = (builder_ethernetsoc_shared_err & (builder_ethernetsoc_grant == 1'd1)); +assign builder_ethernetsoc_request = {main_ethernetsoc_vexriscv_dbus_cyc, main_ethernetsoc_vexriscv_ibus_cyc}; +always @(*) begin + builder_ethernetsoc_slave_sel <= 5'd0; + builder_ethernetsoc_slave_sel[0] <= (builder_ethernetsoc_shared_adr[28:26] == 1'd0); + builder_ethernetsoc_slave_sel[1] <= (builder_ethernetsoc_shared_adr[28:26] == 1'd1); + builder_ethernetsoc_slave_sel[2] <= (builder_ethernetsoc_shared_adr[28:26] == 3'd6); + builder_ethernetsoc_slave_sel[3] <= (builder_ethernetsoc_shared_adr[28:26] == 3'd4); + builder_ethernetsoc_slave_sel[4] <= (builder_ethernetsoc_shared_adr[28:26] == 2'd3); +end +assign main_ethernetsoc_rom_bus_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_rom_bus_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_rom_bus_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_rom_bus_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_rom_bus_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_rom_bus_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_rom_bus_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_sram_bus_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_sram_bus_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_sram_bus_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_sram_bus_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_sram_bus_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_sram_bus_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_sram_bus_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_bus_wishbone_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_bus_wishbone_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_bus_wishbone_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_bus_wishbone_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_bus_wishbone_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_bus_wishbone_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_bus_wishbone_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_interface1_wb_sdram_adr = builder_ethernetsoc_shared_adr; +assign main_ethernetsoc_interface1_wb_sdram_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_ethernetsoc_interface1_wb_sdram_sel = builder_ethernetsoc_shared_sel; +assign main_ethernetsoc_interface1_wb_sdram_stb = builder_ethernetsoc_shared_stb; +assign main_ethernetsoc_interface1_wb_sdram_we = builder_ethernetsoc_shared_we; +assign main_ethernetsoc_interface1_wb_sdram_cti = builder_ethernetsoc_shared_cti; +assign main_ethernetsoc_interface1_wb_sdram_bte = builder_ethernetsoc_shared_bte; +assign main_bus_adr = builder_ethernetsoc_shared_adr; +assign main_bus_dat_w = builder_ethernetsoc_shared_dat_w; +assign main_bus_sel = builder_ethernetsoc_shared_sel; +assign main_bus_stb = builder_ethernetsoc_shared_stb; +assign main_bus_we = builder_ethernetsoc_shared_we; +assign main_bus_cti = builder_ethernetsoc_shared_cti; +assign main_bus_bte = builder_ethernetsoc_shared_bte; +assign main_ethernetsoc_rom_bus_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[0]); +assign main_ethernetsoc_sram_bus_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[1]); +assign main_ethernetsoc_bus_wishbone_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[2]); +assign main_ethernetsoc_interface1_wb_sdram_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[3]); +assign main_bus_cyc = (builder_ethernetsoc_shared_cyc & builder_ethernetsoc_slave_sel[4]); +assign builder_ethernetsoc_shared_err = ((((main_ethernetsoc_rom_bus_err | main_ethernetsoc_sram_bus_err) | main_ethernetsoc_bus_wishbone_err) | main_ethernetsoc_interface1_wb_sdram_err) | main_bus_err); +assign builder_ethernetsoc_wait = ((builder_ethernetsoc_shared_stb & builder_ethernetsoc_shared_cyc) & (~builder_ethernetsoc_shared_ack)); +always @(*) begin + builder_ethernetsoc_shared_dat_r <= 32'd0; + builder_ethernetsoc_shared_ack <= 1'd0; + builder_ethernetsoc_error <= 1'd0; + builder_ethernetsoc_shared_ack <= ((((main_ethernetsoc_rom_bus_ack | main_ethernetsoc_sram_bus_ack) | main_ethernetsoc_bus_wishbone_ack) | main_ethernetsoc_interface1_wb_sdram_ack) | main_bus_ack); + builder_ethernetsoc_shared_dat_r <= ((((({32{builder_ethernetsoc_slave_sel_r[0]}} & main_ethernetsoc_rom_bus_dat_r) | ({32{builder_ethernetsoc_slave_sel_r[1]}} & main_ethernetsoc_sram_bus_dat_r)) | ({32{builder_ethernetsoc_slave_sel_r[2]}} & main_ethernetsoc_bus_wishbone_dat_r)) | ({32{builder_ethernetsoc_slave_sel_r[3]}} & main_ethernetsoc_interface1_wb_sdram_dat_r)) | ({32{builder_ethernetsoc_slave_sel_r[4]}} & main_bus_dat_r)); + if (builder_ethernetsoc_done) begin + builder_ethernetsoc_shared_dat_r <= 32'd4294967295; + builder_ethernetsoc_shared_ack <= 1'd1; + builder_ethernetsoc_error <= 1'd1; + end +end +assign builder_ethernetsoc_done = (builder_ethernetsoc_count == 1'd0); +assign builder_ethernetsoc_csrbank0_sel = (builder_ethernetsoc_interface0_bank_bus_adr[13:9] == 1'd0); +assign main_ethernetsoc_ctrl_reset_reset_r = builder_ethernetsoc_interface0_bank_bus_dat_w[0]; +assign main_ethernetsoc_ctrl_reset_reset_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 1'd0)); +assign builder_ethernetsoc_csrbank0_scratch3_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch3_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 1'd1)); +assign builder_ethernetsoc_csrbank0_scratch2_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch2_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 2'd2)); +assign builder_ethernetsoc_csrbank0_scratch1_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch1_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 2'd3)); +assign builder_ethernetsoc_csrbank0_scratch0_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_scratch0_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd4)); +assign builder_ethernetsoc_csrbank0_bus_errors3_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors3_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd5)); +assign builder_ethernetsoc_csrbank0_bus_errors2_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors2_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd6)); +assign builder_ethernetsoc_csrbank0_bus_errors1_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors1_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 3'd7)); +assign builder_ethernetsoc_csrbank0_bus_errors0_r = builder_ethernetsoc_interface0_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors0_re = ((builder_ethernetsoc_csrbank0_sel & builder_ethernetsoc_interface0_bank_bus_we) & (builder_ethernetsoc_interface0_bank_bus_adr[3:0] == 4'd8)); +assign main_ethernetsoc_ctrl_storage = main_ethernetsoc_ctrl_storage_full[31:0]; +assign builder_ethernetsoc_csrbank0_scratch3_w = main_ethernetsoc_ctrl_storage_full[31:24]; +assign builder_ethernetsoc_csrbank0_scratch2_w = main_ethernetsoc_ctrl_storage_full[23:16]; +assign builder_ethernetsoc_csrbank0_scratch1_w = main_ethernetsoc_ctrl_storage_full[15:8]; +assign builder_ethernetsoc_csrbank0_scratch0_w = main_ethernetsoc_ctrl_storage_full[7:0]; +assign builder_ethernetsoc_csrbank0_bus_errors3_w = main_ethernetsoc_ctrl_bus_errors_status[31:24]; +assign builder_ethernetsoc_csrbank0_bus_errors2_w = main_ethernetsoc_ctrl_bus_errors_status[23:16]; +assign builder_ethernetsoc_csrbank0_bus_errors1_w = main_ethernetsoc_ctrl_bus_errors_status[15:8]; +assign builder_ethernetsoc_csrbank0_bus_errors0_w = main_ethernetsoc_ctrl_bus_errors_status[7:0]; +assign builder_ethernetsoc_csrbank1_sel = (builder_ethernetsoc_interface1_bank_bus_adr[13:9] == 3'd5); +assign builder_ethernetsoc_csrbank1_half_sys8x_taps0_r = builder_ethernetsoc_interface1_bank_bus_dat_w[3:0]; +assign builder_ethernetsoc_csrbank1_half_sys8x_taps0_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 1'd0)); +assign main_ethernetsoc_a7ddrphy_cdly_rst_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_cdly_rst_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 1'd1)); +assign main_ethernetsoc_a7ddrphy_cdly_inc_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_cdly_inc_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 2'd2)); +assign builder_ethernetsoc_csrbank1_dly_sel0_r = builder_ethernetsoc_interface1_bank_bus_dat_w[1:0]; +assign builder_ethernetsoc_csrbank1_dly_sel0_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 2'd3)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_rst_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_rst_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd4)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_inc_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_inc_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd5)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd6)); +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_r = builder_ethernetsoc_interface1_bank_bus_dat_w[0]; +assign main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re = ((builder_ethernetsoc_csrbank1_sel & builder_ethernetsoc_interface1_bank_bus_we) & (builder_ethernetsoc_interface1_bank_bus_adr[2:0] == 3'd7)); +assign main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage = main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full[3:0]; +assign builder_ethernetsoc_csrbank1_half_sys8x_taps0_w = main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full[3:0]; +assign main_ethernetsoc_a7ddrphy_dly_sel_storage = main_ethernetsoc_a7ddrphy_dly_sel_storage_full[1:0]; +assign builder_ethernetsoc_csrbank1_dly_sel0_w = main_ethernetsoc_a7ddrphy_dly_sel_storage_full[1:0]; +assign builder_ethernetsoc_csrbank2_sel = (builder_ethernetsoc_interface2_bank_bus_adr[13:9] == 3'd7); +assign builder_ethernetsoc_csrbank2_sram_writer_slot_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_writer_slot_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 1'd0)); +assign builder_ethernetsoc_csrbank2_sram_writer_length3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 1'd1)); +assign builder_ethernetsoc_csrbank2_sram_writer_length2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 2'd2)); +assign builder_ethernetsoc_csrbank2_sram_writer_length1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 2'd3)); +assign builder_ethernetsoc_csrbank2_sram_writer_length0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_length0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd4)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd5)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd6)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 3'd7)); +assign builder_ethernetsoc_csrbank2_sram_writer_errors0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd8)); +assign main_writer_status_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_writer_status_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd9)); +assign main_writer_pending_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_writer_pending_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd10)); +assign builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd11)); +assign main_reader_start_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_reader_start_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd12)); +assign builder_ethernetsoc_csrbank2_sram_reader_ready_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_reader_ready_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd13)); +assign builder_ethernetsoc_csrbank2_sram_reader_level_r = builder_ethernetsoc_interface2_bank_bus_dat_w[1:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_level_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd14)); +assign builder_ethernetsoc_csrbank2_sram_reader_slot0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_reader_slot0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 4'd15)); +assign builder_ethernetsoc_csrbank2_sram_reader_length1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_length1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd16)); +assign builder_ethernetsoc_csrbank2_sram_reader_length0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_length0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd17)); +assign main_reader_eventmanager_status_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_reader_eventmanager_status_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd18)); +assign main_reader_eventmanager_pending_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign main_reader_eventmanager_pending_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd19)); +assign builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd20)); +assign builder_ethernetsoc_csrbank2_preamble_crc_r = builder_ethernetsoc_interface2_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank2_preamble_crc_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd21)); +assign builder_ethernetsoc_csrbank2_preamble_errors3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd22)); +assign builder_ethernetsoc_csrbank2_preamble_errors2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd23)); +assign builder_ethernetsoc_csrbank2_preamble_errors1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd24)); +assign builder_ethernetsoc_csrbank2_preamble_errors0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_preamble_errors0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd25)); +assign builder_ethernetsoc_csrbank2_crc_errors3_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors3_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd26)); +assign builder_ethernetsoc_csrbank2_crc_errors2_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors2_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd27)); +assign builder_ethernetsoc_csrbank2_crc_errors1_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors1_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd28)); +assign builder_ethernetsoc_csrbank2_crc_errors0_r = builder_ethernetsoc_interface2_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors0_re = ((builder_ethernetsoc_csrbank2_sel & builder_ethernetsoc_interface2_bank_bus_we) & (builder_ethernetsoc_interface2_bank_bus_adr[4:0] == 5'd29)); +assign builder_ethernetsoc_csrbank2_sram_writer_slot_w = main_writer_slot_status; +assign builder_ethernetsoc_csrbank2_sram_writer_length3_w = main_writer_length_status[31:24]; +assign builder_ethernetsoc_csrbank2_sram_writer_length2_w = main_writer_length_status[23:16]; +assign builder_ethernetsoc_csrbank2_sram_writer_length1_w = main_writer_length_status[15:8]; +assign builder_ethernetsoc_csrbank2_sram_writer_length0_w = main_writer_length_status[7:0]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors3_w = main_writer_errors_status[31:24]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors2_w = main_writer_errors_status[23:16]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors1_w = main_writer_errors_status[15:8]; +assign builder_ethernetsoc_csrbank2_sram_writer_errors0_w = main_writer_errors_status[7:0]; +assign main_writer_storage = main_writer_storage_full; +assign builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_w = main_writer_storage_full; +assign builder_ethernetsoc_csrbank2_sram_reader_ready_w = main_reader_ready_status; +assign builder_ethernetsoc_csrbank2_sram_reader_level_w = main_reader_level_status[1:0]; +assign main_reader_slot_storage = main_reader_slot_storage_full; +assign builder_ethernetsoc_csrbank2_sram_reader_slot0_w = main_reader_slot_storage_full; +assign main_reader_length_storage = main_reader_length_storage_full[10:0]; +assign builder_ethernetsoc_csrbank2_sram_reader_length1_w = main_reader_length_storage_full[10:8]; +assign builder_ethernetsoc_csrbank2_sram_reader_length0_w = main_reader_length_storage_full[7:0]; +assign main_reader_eventmanager_storage = main_reader_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_w = main_reader_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank2_preamble_crc_w = main_preamble_crc_status; +assign builder_ethernetsoc_csrbank2_preamble_errors3_w = main_preamble_errors_status[31:24]; +assign builder_ethernetsoc_csrbank2_preamble_errors2_w = main_preamble_errors_status[23:16]; +assign builder_ethernetsoc_csrbank2_preamble_errors1_w = main_preamble_errors_status[15:8]; +assign builder_ethernetsoc_csrbank2_preamble_errors0_w = main_preamble_errors_status[7:0]; +assign builder_ethernetsoc_csrbank2_crc_errors3_w = main_crc_errors_status[31:24]; +assign builder_ethernetsoc_csrbank2_crc_errors2_w = main_crc_errors_status[23:16]; +assign builder_ethernetsoc_csrbank2_crc_errors1_w = main_crc_errors_status[15:8]; +assign builder_ethernetsoc_csrbank2_crc_errors0_w = main_crc_errors_status[7:0]; +assign builder_ethernetsoc_csrbank3_sel = (builder_ethernetsoc_interface3_bank_bus_adr[13:9] == 3'd6); +assign builder_ethernetsoc_csrbank3_crg_reset0_r = builder_ethernetsoc_interface3_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank3_crg_reset0_re = ((builder_ethernetsoc_csrbank3_sel & builder_ethernetsoc_interface3_bank_bus_we) & (builder_ethernetsoc_interface3_bank_bus_adr[1:0] == 1'd0)); +assign builder_ethernetsoc_csrbank3_mdio_w0_r = builder_ethernetsoc_interface3_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank3_mdio_w0_re = ((builder_ethernetsoc_csrbank3_sel & builder_ethernetsoc_interface3_bank_bus_we) & (builder_ethernetsoc_interface3_bank_bus_adr[1:0] == 1'd1)); +assign builder_ethernetsoc_csrbank3_mdio_r_r = builder_ethernetsoc_interface3_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank3_mdio_r_re = ((builder_ethernetsoc_csrbank3_sel & builder_ethernetsoc_interface3_bank_bus_we) & (builder_ethernetsoc_interface3_bank_bus_adr[1:0] == 2'd2)); +assign main_ethphy_reset_storage = main_ethphy_reset_storage_full; +assign builder_ethernetsoc_csrbank3_crg_reset0_w = main_ethphy_reset_storage_full; +assign main_ethphy_storage = main_ethphy_storage_full[2:0]; +assign builder_ethernetsoc_csrbank3_mdio_w0_w = main_ethphy_storage_full[2:0]; +assign builder_ethernetsoc_csrbank3_mdio_r_w = main_ethphy_status; +assign builder_ethernetsoc_csrbank4_sel = (builder_ethernetsoc_interface4_bank_bus_adr[13:9] == 4'd8); +assign builder_ethernetsoc_csrbank4_dfii_control0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[3:0]; +assign builder_ethernetsoc_csrbank4_dfii_control0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 1'd0)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 1'd1)); +assign main_ethernetsoc_sdram_phaseinjector0_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector0_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 2'd2)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 2'd3)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd4)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd5)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd6)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 3'd7)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd8)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd9)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd10)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd11)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd12)); +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd13)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd14)); +assign main_ethernetsoc_sdram_phaseinjector1_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector1_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 4'd15)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd16)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd17)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd18)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd19)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd20)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd21)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd22)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd23)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd24)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd25)); +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd26)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd27)); +assign main_ethernetsoc_sdram_phaseinjector2_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector2_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd28)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd29)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd30)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 5'd31)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd32)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd33)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd34)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd35)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd36)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd37)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd38)); +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd39)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_command0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_command0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd40)); +assign main_ethernetsoc_sdram_phaseinjector3_command_issue_r = builder_ethernetsoc_interface4_bank_bus_dat_w[0]; +assign main_ethernetsoc_sdram_phaseinjector3_command_issue_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd41)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_address1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd42)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_address0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd43)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd44)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd45)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd46)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd47)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd48)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd49)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd50)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd51)); +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_r = builder_ethernetsoc_interface4_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_re = ((builder_ethernetsoc_csrbank4_sel & builder_ethernetsoc_interface4_bank_bus_we) & (builder_ethernetsoc_interface4_bank_bus_adr[5:0] == 6'd52)); +assign main_ethernetsoc_sdram_storage = main_ethernetsoc_sdram_storage_full[3:0]; +assign builder_ethernetsoc_csrbank4_dfii_control0_w = main_ethernetsoc_sdram_storage_full[3:0]; +assign main_ethernetsoc_sdram_phaseinjector0_command_storage = main_ethernetsoc_sdram_phaseinjector0_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_command0_w = main_ethernetsoc_sdram_phaseinjector0_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector0_address_storage = main_ethernetsoc_sdram_phaseinjector0_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address1_w = main_ethernetsoc_sdram_phaseinjector0_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_address0_w = main_ethernetsoc_sdram_phaseinjector0_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector0_baddress_storage = main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_w = main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector0_wrdata_storage = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_w = main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_w = main_ethernetsoc_sdram_phaseinjector0_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_w = main_ethernetsoc_sdram_phaseinjector0_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_w = main_ethernetsoc_sdram_phaseinjector0_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_w = main_ethernetsoc_sdram_phaseinjector0_status[7:0]; +assign main_ethernetsoc_sdram_phaseinjector1_command_storage = main_ethernetsoc_sdram_phaseinjector1_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_command0_w = main_ethernetsoc_sdram_phaseinjector1_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector1_address_storage = main_ethernetsoc_sdram_phaseinjector1_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address1_w = main_ethernetsoc_sdram_phaseinjector1_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_address0_w = main_ethernetsoc_sdram_phaseinjector1_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector1_baddress_storage = main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_w = main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector1_wrdata_storage = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_w = main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_w = main_ethernetsoc_sdram_phaseinjector1_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_w = main_ethernetsoc_sdram_phaseinjector1_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_w = main_ethernetsoc_sdram_phaseinjector1_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_w = main_ethernetsoc_sdram_phaseinjector1_status[7:0]; +assign main_ethernetsoc_sdram_phaseinjector2_command_storage = main_ethernetsoc_sdram_phaseinjector2_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_command0_w = main_ethernetsoc_sdram_phaseinjector2_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector2_address_storage = main_ethernetsoc_sdram_phaseinjector2_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address1_w = main_ethernetsoc_sdram_phaseinjector2_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_address0_w = main_ethernetsoc_sdram_phaseinjector2_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector2_baddress_storage = main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_w = main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector2_wrdata_storage = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_w = main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_w = main_ethernetsoc_sdram_phaseinjector2_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_w = main_ethernetsoc_sdram_phaseinjector2_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_w = main_ethernetsoc_sdram_phaseinjector2_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_w = main_ethernetsoc_sdram_phaseinjector2_status[7:0]; +assign main_ethernetsoc_sdram_phaseinjector3_command_storage = main_ethernetsoc_sdram_phaseinjector3_command_storage_full[5:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_command0_w = main_ethernetsoc_sdram_phaseinjector3_command_storage_full[5:0]; +assign main_ethernetsoc_sdram_phaseinjector3_address_storage = main_ethernetsoc_sdram_phaseinjector3_address_storage_full[13:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address1_w = main_ethernetsoc_sdram_phaseinjector3_address_storage_full[13:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_address0_w = main_ethernetsoc_sdram_phaseinjector3_address_storage_full[7:0]; +assign main_ethernetsoc_sdram_phaseinjector3_baddress_storage = main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full[2:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_w = main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full[2:0]; +assign main_ethernetsoc_sdram_phaseinjector3_wrdata_storage = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[31:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_w = main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[7:0]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_w = main_ethernetsoc_sdram_phaseinjector3_status[31:24]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_w = main_ethernetsoc_sdram_phaseinjector3_status[23:16]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_w = main_ethernetsoc_sdram_phaseinjector3_status[15:8]; +assign builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_w = main_ethernetsoc_sdram_phaseinjector3_status[7:0]; +assign builder_ethernetsoc_csrbank5_sel = (builder_ethernetsoc_interface5_bank_bus_adr[13:9] == 3'd4); +assign builder_ethernetsoc_csrbank5_load3_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load3_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 1'd0)); +assign builder_ethernetsoc_csrbank5_load2_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load2_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 1'd1)); +assign builder_ethernetsoc_csrbank5_load1_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load1_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 2'd2)); +assign builder_ethernetsoc_csrbank5_load0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_load0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 2'd3)); +assign builder_ethernetsoc_csrbank5_reload3_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload3_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd4)); +assign builder_ethernetsoc_csrbank5_reload2_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload2_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd5)); +assign builder_ethernetsoc_csrbank5_reload1_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload1_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd6)); +assign builder_ethernetsoc_csrbank5_reload0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_reload0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 3'd7)); +assign builder_ethernetsoc_csrbank5_en0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank5_en0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd8)); +assign main_ethernetsoc_timer0_update_value_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign main_ethernetsoc_timer0_update_value_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd9)); +assign builder_ethernetsoc_csrbank5_value3_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value3_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd10)); +assign builder_ethernetsoc_csrbank5_value2_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value2_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd11)); +assign builder_ethernetsoc_csrbank5_value1_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value1_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd12)); +assign builder_ethernetsoc_csrbank5_value0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank5_value0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd13)); +assign main_ethernetsoc_timer0_eventmanager_status_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign main_ethernetsoc_timer0_eventmanager_status_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd14)); +assign main_ethernetsoc_timer0_eventmanager_pending_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign main_ethernetsoc_timer0_eventmanager_pending_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 4'd15)); +assign builder_ethernetsoc_csrbank5_ev_enable0_r = builder_ethernetsoc_interface5_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank5_ev_enable0_re = ((builder_ethernetsoc_csrbank5_sel & builder_ethernetsoc_interface5_bank_bus_we) & (builder_ethernetsoc_interface5_bank_bus_adr[4:0] == 5'd16)); +assign main_ethernetsoc_timer0_load_storage = main_ethernetsoc_timer0_load_storage_full[31:0]; +assign builder_ethernetsoc_csrbank5_load3_w = main_ethernetsoc_timer0_load_storage_full[31:24]; +assign builder_ethernetsoc_csrbank5_load2_w = main_ethernetsoc_timer0_load_storage_full[23:16]; +assign builder_ethernetsoc_csrbank5_load1_w = main_ethernetsoc_timer0_load_storage_full[15:8]; +assign builder_ethernetsoc_csrbank5_load0_w = main_ethernetsoc_timer0_load_storage_full[7:0]; +assign main_ethernetsoc_timer0_reload_storage = main_ethernetsoc_timer0_reload_storage_full[31:0]; +assign builder_ethernetsoc_csrbank5_reload3_w = main_ethernetsoc_timer0_reload_storage_full[31:24]; +assign builder_ethernetsoc_csrbank5_reload2_w = main_ethernetsoc_timer0_reload_storage_full[23:16]; +assign builder_ethernetsoc_csrbank5_reload1_w = main_ethernetsoc_timer0_reload_storage_full[15:8]; +assign builder_ethernetsoc_csrbank5_reload0_w = main_ethernetsoc_timer0_reload_storage_full[7:0]; +assign main_ethernetsoc_timer0_en_storage = main_ethernetsoc_timer0_en_storage_full; +assign builder_ethernetsoc_csrbank5_en0_w = main_ethernetsoc_timer0_en_storage_full; +assign builder_ethernetsoc_csrbank5_value3_w = main_ethernetsoc_timer0_value_status[31:24]; +assign builder_ethernetsoc_csrbank5_value2_w = main_ethernetsoc_timer0_value_status[23:16]; +assign builder_ethernetsoc_csrbank5_value1_w = main_ethernetsoc_timer0_value_status[15:8]; +assign builder_ethernetsoc_csrbank5_value0_w = main_ethernetsoc_timer0_value_status[7:0]; +assign main_ethernetsoc_timer0_eventmanager_storage = main_ethernetsoc_timer0_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank5_ev_enable0_w = main_ethernetsoc_timer0_eventmanager_storage_full; +assign builder_ethernetsoc_csrbank6_sel = (builder_ethernetsoc_interface6_bank_bus_adr[13:9] == 2'd3); +assign main_ethernetsoc_uart_rxtx_r = builder_ethernetsoc_interface6_bank_bus_dat_w[7:0]; +assign main_ethernetsoc_uart_rxtx_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 1'd0)); +assign builder_ethernetsoc_csrbank6_txfull_r = builder_ethernetsoc_interface6_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank6_txfull_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 1'd1)); +assign builder_ethernetsoc_csrbank6_rxempty_r = builder_ethernetsoc_interface6_bank_bus_dat_w[0]; +assign builder_ethernetsoc_csrbank6_rxempty_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 2'd2)); +assign main_ethernetsoc_uart_eventmanager_status_r = builder_ethernetsoc_interface6_bank_bus_dat_w[1:0]; +assign main_ethernetsoc_uart_eventmanager_status_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 2'd3)); +assign main_ethernetsoc_uart_eventmanager_pending_r = builder_ethernetsoc_interface6_bank_bus_dat_w[1:0]; +assign main_ethernetsoc_uart_eventmanager_pending_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 3'd4)); +assign builder_ethernetsoc_csrbank6_ev_enable0_r = builder_ethernetsoc_interface6_bank_bus_dat_w[1:0]; +assign builder_ethernetsoc_csrbank6_ev_enable0_re = ((builder_ethernetsoc_csrbank6_sel & builder_ethernetsoc_interface6_bank_bus_we) & (builder_ethernetsoc_interface6_bank_bus_adr[2:0] == 3'd5)); +assign builder_ethernetsoc_csrbank6_txfull_w = main_ethernetsoc_uart_txfull_status; +assign builder_ethernetsoc_csrbank6_rxempty_w = main_ethernetsoc_uart_rxempty_status; +assign main_ethernetsoc_uart_eventmanager_storage = main_ethernetsoc_uart_eventmanager_storage_full[1:0]; +assign builder_ethernetsoc_csrbank6_ev_enable0_w = main_ethernetsoc_uart_eventmanager_storage_full[1:0]; +assign builder_ethernetsoc_csrbank7_sel = (builder_ethernetsoc_interface7_bank_bus_adr[13:9] == 2'd2); +assign builder_ethernetsoc_csrbank7_tuning_word3_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word3_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 1'd0)); +assign builder_ethernetsoc_csrbank7_tuning_word2_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word2_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 1'd1)); +assign builder_ethernetsoc_csrbank7_tuning_word1_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word1_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 2'd2)); +assign builder_ethernetsoc_csrbank7_tuning_word0_r = builder_ethernetsoc_interface7_bank_bus_dat_w[7:0]; +assign builder_ethernetsoc_csrbank7_tuning_word0_re = ((builder_ethernetsoc_csrbank7_sel & builder_ethernetsoc_interface7_bank_bus_we) & (builder_ethernetsoc_interface7_bank_bus_adr[1:0] == 2'd3)); +assign main_ethernetsoc_uart_phy_storage = main_ethernetsoc_uart_phy_storage_full[31:0]; +assign builder_ethernetsoc_csrbank7_tuning_word3_w = main_ethernetsoc_uart_phy_storage_full[31:24]; +assign builder_ethernetsoc_csrbank7_tuning_word2_w = main_ethernetsoc_uart_phy_storage_full[23:16]; +assign builder_ethernetsoc_csrbank7_tuning_word1_w = main_ethernetsoc_uart_phy_storage_full[15:8]; +assign builder_ethernetsoc_csrbank7_tuning_word0_w = main_ethernetsoc_uart_phy_storage_full[7:0]; +assign builder_ethernetsoc_adr = main_ethernetsoc_interface_adr; +assign builder_ethernetsoc_we = main_ethernetsoc_interface_we; +assign builder_ethernetsoc_dat_w = main_ethernetsoc_interface_dat_w; +assign main_ethernetsoc_interface_dat_r = builder_ethernetsoc_dat_r; +assign builder_ethernetsoc_interface0_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface1_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface2_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface3_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface4_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface5_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface6_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface7_bank_bus_adr = builder_ethernetsoc_adr; +assign builder_ethernetsoc_interface0_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface1_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface2_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface3_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface4_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface5_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface6_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface7_bank_bus_we = builder_ethernetsoc_we; +assign builder_ethernetsoc_interface0_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface1_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface2_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface3_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface4_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface5_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface6_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_interface7_bank_bus_dat_w = builder_ethernetsoc_dat_w; +assign builder_ethernetsoc_dat_r = (((((((builder_ethernetsoc_interface0_bank_bus_dat_r | builder_ethernetsoc_interface1_bank_bus_dat_r) | builder_ethernetsoc_interface2_bank_bus_dat_r) | builder_ethernetsoc_interface3_bank_bus_dat_r) | builder_ethernetsoc_interface4_bank_bus_dat_r) | builder_ethernetsoc_interface5_bank_bus_dat_r) | builder_ethernetsoc_interface6_bank_bus_dat_r) | builder_ethernetsoc_interface7_bank_bus_dat_r); +always @(*) begin + builder_rhs_array_muxed0 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[0]; + end + 1'd1: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[1]; + end + 2'd2: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[2]; + end + 2'd3: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[3]; + end + 3'd4: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[4]; + end + 3'd5: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[5]; + end + 3'd6: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[6]; + end + default: begin + builder_rhs_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_valids[7]; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed1 <= 14'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_a; + end + 1'd1: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_a; + end + 2'd2: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_a; + end + 2'd3: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_a; + end + 3'd4: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_a; + end + 3'd5: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_a; + end + 3'd6: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_a; + end + default: begin + builder_rhs_array_muxed1 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed2 <= 3'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba; + end + 1'd1: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba; + end + 2'd2: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba; + end + 2'd3: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba; + end + 3'd4: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba; + end + 3'd5: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba; + end + 3'd6: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba; + end + default: begin + builder_rhs_array_muxed2 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed3 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read; + end + 1'd1: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read; + end + 2'd2: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read; + end + 2'd3: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read; + end + 3'd4: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read; + end + 3'd5: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read; + end + 3'd6: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read; + end + default: begin + builder_rhs_array_muxed3 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed4 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write; + end + 1'd1: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write; + end + 2'd2: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write; + end + 2'd3: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write; + end + 3'd4: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write; + end + 3'd5: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write; + end + 3'd6: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write; + end + default: begin + builder_rhs_array_muxed4 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed5 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd; + end + 1'd1: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd; + end + 2'd2: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd; + end + 2'd3: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd; + end + 3'd4: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd; + end + 3'd5: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd; + end + 3'd6: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd; + end + default: begin + builder_rhs_array_muxed5 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd; + end + endcase +end +always @(*) begin + builder_t_array_muxed0 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas; + end + 1'd1: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas; + end + 2'd2: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas; + end + 2'd3: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas; + end + 3'd4: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas; + end + 3'd5: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas; + end + 3'd6: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas; + end + default: begin + builder_t_array_muxed0 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas; + end + endcase +end +always @(*) begin + builder_t_array_muxed1 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras; + end + 1'd1: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras; + end + 2'd2: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras; + end + 2'd3: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras; + end + 3'd4: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras; + end + 3'd5: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras; + end + 3'd6: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras; + end + default: begin + builder_t_array_muxed1 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras; + end + endcase +end +always @(*) begin + builder_t_array_muxed2 <= 1'd0; + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_we; + end + 1'd1: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_we; + end + 2'd2: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_we; + end + 2'd3: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_we; + end + 3'd4: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_we; + end + 3'd5: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_we; + end + 3'd6: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_we; + end + default: begin + builder_t_array_muxed2 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed6 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[0]; + end + 1'd1: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[1]; + end + 2'd2: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[2]; + end + 2'd3: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[3]; + end + 3'd4: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[4]; + end + 3'd5: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[5]; + end + 3'd6: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[6]; + end + default: begin + builder_rhs_array_muxed6 <= main_ethernetsoc_sdram_choose_req_valids[7]; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed7 <= 14'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_a; + end + 1'd1: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_a; + end + 2'd2: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_a; + end + 2'd3: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_a; + end + 3'd4: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_a; + end + 3'd5: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_a; + end + 3'd6: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_a; + end + default: begin + builder_rhs_array_muxed7 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed8 <= 3'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ba; + end + 1'd1: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ba; + end + 2'd2: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ba; + end + 2'd3: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ba; + end + 3'd4: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ba; + end + 3'd5: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ba; + end + 3'd6: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ba; + end + default: begin + builder_rhs_array_muxed8 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ba; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed9 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_read; + end + 1'd1: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_read; + end + 2'd2: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_read; + end + 2'd3: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_read; + end + 3'd4: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_read; + end + 3'd5: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_read; + end + 3'd6: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_read; + end + default: begin + builder_rhs_array_muxed9 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_read; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed10 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_write; + end + 1'd1: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_write; + end + 2'd2: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_write; + end + 2'd3: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_write; + end + 3'd4: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_write; + end + 3'd5: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_write; + end + 3'd6: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_write; + end + default: begin + builder_rhs_array_muxed10 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_write; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed11 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_is_cmd; + end + 1'd1: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_is_cmd; + end + 2'd2: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_is_cmd; + end + 2'd3: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_is_cmd; + end + 3'd4: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_is_cmd; + end + 3'd5: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_is_cmd; + end + 3'd6: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_is_cmd; + end + default: begin + builder_rhs_array_muxed11 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_is_cmd; + end + endcase +end +always @(*) begin + builder_t_array_muxed3 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_cas; + end + 1'd1: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_cas; + end + 2'd2: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_cas; + end + 2'd3: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_cas; + end + 3'd4: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_cas; + end + 3'd5: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_cas; + end + 3'd6: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_cas; + end + default: begin + builder_t_array_muxed3 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_cas; + end + endcase +end +always @(*) begin + builder_t_array_muxed4 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_ras; + end + 1'd1: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_ras; + end + 2'd2: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_ras; + end + 2'd3: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_ras; + end + 3'd4: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_ras; + end + 3'd5: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_ras; + end + 3'd6: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_ras; + end + default: begin + builder_t_array_muxed4 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_ras; + end + endcase +end +always @(*) begin + builder_t_array_muxed5 <= 1'd0; + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine0_cmd_payload_we; + end + 1'd1: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine1_cmd_payload_we; + end + 2'd2: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine2_cmd_payload_we; + end + 2'd3: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine3_cmd_payload_we; + end + 3'd4: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine4_cmd_payload_we; + end + 3'd5: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine5_cmd_payload_we; + end + 3'd6: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine6_cmd_payload_we; + end + default: begin + builder_t_array_muxed5 <= main_ethernetsoc_sdram_bankmachine7_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed12 <= 21'd0; + case (builder_roundrobin0_grant) + default: begin + builder_rhs_array_muxed12 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed13 <= 1'd0; + case (builder_roundrobin0_grant) + default: begin + builder_rhs_array_muxed13 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed14 <= 1'd0; + case (builder_roundrobin0_grant) + default: begin + builder_rhs_array_muxed14 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed15 <= 21'd0; + case (builder_roundrobin1_grant) + default: begin + builder_rhs_array_muxed15 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed16 <= 1'd0; + case (builder_roundrobin1_grant) + default: begin + builder_rhs_array_muxed16 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed17 <= 1'd0; + case (builder_roundrobin1_grant) + default: begin + builder_rhs_array_muxed17 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed18 <= 21'd0; + case (builder_roundrobin2_grant) + default: begin + builder_rhs_array_muxed18 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed19 <= 1'd0; + case (builder_roundrobin2_grant) + default: begin + builder_rhs_array_muxed19 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed20 <= 1'd0; + case (builder_roundrobin2_grant) + default: begin + builder_rhs_array_muxed20 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed21 <= 21'd0; + case (builder_roundrobin3_grant) + default: begin + builder_rhs_array_muxed21 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed22 <= 1'd0; + case (builder_roundrobin3_grant) + default: begin + builder_rhs_array_muxed22 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed23 <= 1'd0; + case (builder_roundrobin3_grant) + default: begin + builder_rhs_array_muxed23 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed24 <= 21'd0; + case (builder_roundrobin4_grant) + default: begin + builder_rhs_array_muxed24 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed25 <= 1'd0; + case (builder_roundrobin4_grant) + default: begin + builder_rhs_array_muxed25 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed26 <= 1'd0; + case (builder_roundrobin4_grant) + default: begin + builder_rhs_array_muxed26 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed27 <= 21'd0; + case (builder_roundrobin5_grant) + default: begin + builder_rhs_array_muxed27 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed28 <= 1'd0; + case (builder_roundrobin5_grant) + default: begin + builder_rhs_array_muxed28 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed29 <= 1'd0; + case (builder_roundrobin5_grant) + default: begin + builder_rhs_array_muxed29 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed30 <= 21'd0; + case (builder_roundrobin6_grant) + default: begin + builder_rhs_array_muxed30 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed31 <= 1'd0; + case (builder_roundrobin6_grant) + default: begin + builder_rhs_array_muxed31 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed32 <= 1'd0; + case (builder_roundrobin6_grant) + default: begin + builder_rhs_array_muxed32 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed33 <= 21'd0; + case (builder_roundrobin7_grant) + default: begin + builder_rhs_array_muxed33 <= {main_ethernetsoc_port_cmd_payload_addr[23:10], main_ethernetsoc_port_cmd_payload_addr[6:0]}; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed34 <= 1'd0; + case (builder_roundrobin7_grant) + default: begin + builder_rhs_array_muxed34 <= main_ethernetsoc_port_cmd_payload_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed35 <= 1'd0; + case (builder_roundrobin7_grant) + default: begin + builder_rhs_array_muxed35 <= (((main_ethernetsoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_ethernetsoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_ethernetsoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_ethernetsoc_port_cmd_valid); + end + endcase +end +always @(*) begin + builder_rhs_array_muxed36 <= 30'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed36 <= main_ethernetsoc_interface1_wb_sdram_adr; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed37 <= 32'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed37 <= main_ethernetsoc_interface1_wb_sdram_dat_w; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed38 <= 4'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed38 <= main_ethernetsoc_interface1_wb_sdram_sel; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed39 <= 1'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed39 <= main_ethernetsoc_interface1_wb_sdram_cyc; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed40 <= 1'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed40 <= main_ethernetsoc_interface1_wb_sdram_stb; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed41 <= 1'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed41 <= main_ethernetsoc_interface1_wb_sdram_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed42 <= 3'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed42 <= main_ethernetsoc_interface1_wb_sdram_cti; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed43 <= 2'd0; + case (builder_wb_sdram_con_grant) + default: begin + builder_rhs_array_muxed43 <= main_ethernetsoc_interface1_wb_sdram_bte; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed44 <= 30'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed44 <= main_ethernetsoc_vexriscv_ibus_adr; + end + default: begin + builder_rhs_array_muxed44 <= main_ethernetsoc_vexriscv_dbus_adr; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed45 <= 32'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed45 <= main_ethernetsoc_vexriscv_ibus_dat_w; + end + default: begin + builder_rhs_array_muxed45 <= main_ethernetsoc_vexriscv_dbus_dat_w; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed46 <= 4'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed46 <= main_ethernetsoc_vexriscv_ibus_sel; + end + default: begin + builder_rhs_array_muxed46 <= main_ethernetsoc_vexriscv_dbus_sel; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed47 <= 1'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed47 <= main_ethernetsoc_vexriscv_ibus_cyc; + end + default: begin + builder_rhs_array_muxed47 <= main_ethernetsoc_vexriscv_dbus_cyc; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed48 <= 1'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed48 <= main_ethernetsoc_vexriscv_ibus_stb; + end + default: begin + builder_rhs_array_muxed48 <= main_ethernetsoc_vexriscv_dbus_stb; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed49 <= 1'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed49 <= main_ethernetsoc_vexriscv_ibus_we; + end + default: begin + builder_rhs_array_muxed49 <= main_ethernetsoc_vexriscv_dbus_we; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed50 <= 3'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed50 <= main_ethernetsoc_vexriscv_ibus_cti; + end + default: begin + builder_rhs_array_muxed50 <= main_ethernetsoc_vexriscv_dbus_cti; + end + endcase +end +always @(*) begin + builder_rhs_array_muxed51 <= 2'd0; + case (builder_ethernetsoc_grant) + 1'd0: begin + builder_rhs_array_muxed51 <= main_ethernetsoc_vexriscv_ibus_bte; + end + default: begin + builder_rhs_array_muxed51 <= main_ethernetsoc_vexriscv_dbus_bte; + end + endcase +end +always @(*) begin + builder_array_muxed0 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed0 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed1 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed1 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed2 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed2 <= 1'd0; + end + 1'd1: begin + builder_array_muxed2 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed2 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed2 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed3 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed3 <= 1'd0; + end + 1'd1: begin + builder_array_muxed3 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed3 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed3 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed4 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed4 <= 1'd0; + end + 1'd1: begin + builder_array_muxed4 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed4 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed4 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed5 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed5 <= 1'd0; + end + 1'd1: begin + builder_array_muxed5 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed5 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed5 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed6 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel0) + 1'd0: begin + builder_array_muxed6 <= 1'd0; + end + 1'd1: begin + builder_array_muxed6 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed6 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed6 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +always @(*) begin + builder_array_muxed7 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed7 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed8 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed8 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed9 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed9 <= 1'd0; + end + 1'd1: begin + builder_array_muxed9 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed9 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed9 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed10 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed10 <= 1'd0; + end + 1'd1: begin + builder_array_muxed10 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed10 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed10 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed11 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed11 <= 1'd0; + end + 1'd1: begin + builder_array_muxed11 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed11 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed11 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed12 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed12 <= 1'd0; + end + 1'd1: begin + builder_array_muxed12 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed12 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed12 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed13 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel1) + 1'd0: begin + builder_array_muxed13 <= 1'd0; + end + 1'd1: begin + builder_array_muxed13 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed13 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed13 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +always @(*) begin + builder_array_muxed14 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed14 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed15 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed15 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed16 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed16 <= 1'd0; + end + 1'd1: begin + builder_array_muxed16 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed16 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed16 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed17 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed17 <= 1'd0; + end + 1'd1: begin + builder_array_muxed17 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed17 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed17 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed18 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed18 <= 1'd0; + end + 1'd1: begin + builder_array_muxed18 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed18 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed18 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed19 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed19 <= 1'd0; + end + 1'd1: begin + builder_array_muxed19 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed19 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed19 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed20 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel2) + 1'd0: begin + builder_array_muxed20 <= 1'd0; + end + 1'd1: begin + builder_array_muxed20 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed20 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed20 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +always @(*) begin + builder_array_muxed21 <= 3'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_nop_ba[2:0]; + end + 1'd1: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_ba[2:0]; + end + 2'd2: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_choose_req_cmd_payload_ba[2:0]; + end + default: begin + builder_array_muxed21 <= main_ethernetsoc_sdram_cmd_payload_ba[2:0]; + end + endcase +end +always @(*) begin + builder_array_muxed22 <= 14'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_nop_a; + end + 1'd1: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_choose_cmd_cmd_payload_a; + end + 2'd2: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_choose_req_cmd_payload_a; + end + default: begin + builder_array_muxed22 <= main_ethernetsoc_sdram_cmd_payload_a; + end + endcase +end +always @(*) begin + builder_array_muxed23 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed23 <= 1'd0; + end + 1'd1: begin + builder_array_muxed23 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_cas); + end + 2'd2: begin + builder_array_muxed23 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_cas); + end + default: begin + builder_array_muxed23 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_cas); + end + endcase +end +always @(*) begin + builder_array_muxed24 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed24 <= 1'd0; + end + 1'd1: begin + builder_array_muxed24 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_ras); + end + 2'd2: begin + builder_array_muxed24 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_ras); + end + default: begin + builder_array_muxed24 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_ras); + end + endcase +end +always @(*) begin + builder_array_muxed25 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed25 <= 1'd0; + end + 1'd1: begin + builder_array_muxed25 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_we); + end + 2'd2: begin + builder_array_muxed25 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_we); + end + default: begin + builder_array_muxed25 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_we); + end + endcase +end +always @(*) begin + builder_array_muxed26 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed26 <= 1'd0; + end + 1'd1: begin + builder_array_muxed26 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_read); + end + 2'd2: begin + builder_array_muxed26 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_read); + end + default: begin + builder_array_muxed26 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_read); + end + endcase +end +always @(*) begin + builder_array_muxed27 <= 1'd0; + case (main_ethernetsoc_sdram_steerer_sel3) + 1'd0: begin + builder_array_muxed27 <= 1'd0; + end + 1'd1: begin + builder_array_muxed27 <= ((main_ethernetsoc_sdram_choose_cmd_cmd_valid & main_ethernetsoc_sdram_choose_cmd_cmd_ready) & main_ethernetsoc_sdram_choose_cmd_cmd_payload_is_write); + end + 2'd2: begin + builder_array_muxed27 <= ((main_ethernetsoc_sdram_choose_req_cmd_valid & main_ethernetsoc_sdram_choose_req_cmd_ready) & main_ethernetsoc_sdram_choose_req_cmd_payload_is_write); + end + default: begin + builder_array_muxed27 <= ((main_ethernetsoc_sdram_cmd_valid & main_ethernetsoc_sdram_cmd_ready) & main_ethernetsoc_sdram_cmd_payload_is_write); + end + endcase +end +assign main_ethernetsoc_uart_phy_rx = builder_xilinxmultiregimpl0_regs1; +assign builder_xilinxasyncresetsynchronizerimpl0 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl1 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl2 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl3 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign builder_xilinxasyncresetsynchronizerimpl4 = ((~main_ethernetsoc_locked) | main_ethernetsoc_reset); +assign main_ethphy_status = builder_xilinxmultiregimpl1_regs1; +assign main_ps_preamble_error_toggle_o = builder_xilinxmultiregimpl2_regs1; +assign main_ps_crc_error_toggle_o = builder_xilinxmultiregimpl3_regs1; +assign main_tx_cdc_produce_rdomain = builder_xilinxmultiregimpl4_regs1; +assign main_tx_cdc_consume_wdomain = builder_xilinxmultiregimpl5_regs1; +assign main_rx_cdc_produce_rdomain = builder_xilinxmultiregimpl6_regs1; +assign main_rx_cdc_consume_wdomain = builder_xilinxmultiregimpl7_regs1; + +always @(posedge clk200_clk) begin + if ((main_ethernetsoc_reset_counter != 1'd0)) begin + main_ethernetsoc_reset_counter <= (main_ethernetsoc_reset_counter - 1'd1); + end else begin + main_ethernetsoc_ic_reset <= 1'd0; + end + if (clk200_rst) begin + main_ethernetsoc_reset_counter <= 4'd15; + main_ethernetsoc_ic_reset <= 1'd1; + end +end + +always @(posedge eth_rx_clk) begin + main_ethphy_liteethphymiirx_converter_reset <= (~eth_rx_dv); + main_ethphy_liteethphymiirx_converter_sink_valid <= 1'd1; + main_ethphy_liteethphymiirx_converter_sink_payload_data <= eth_rx_data; + if (main_ethphy_liteethphymiirx_converter_converter_source_ready) begin + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd0; + end + if (main_ethphy_liteethphymiirx_converter_converter_load_part) begin + if (((main_ethphy_liteethphymiirx_converter_converter_demux == 1'd1) | main_ethphy_liteethphymiirx_converter_converter_sink_last)) begin + main_ethphy_liteethphymiirx_converter_converter_demux <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd1; + end else begin + main_ethphy_liteethphymiirx_converter_converter_demux <= (main_ethphy_liteethphymiirx_converter_converter_demux + 1'd1); + end + end + if ((main_ethphy_liteethphymiirx_converter_converter_source_valid & main_ethphy_liteethphymiirx_converter_converter_source_ready)) begin + if ((main_ethphy_liteethphymiirx_converter_converter_sink_valid & main_ethphy_liteethphymiirx_converter_converter_sink_ready)) begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= main_ethphy_liteethphymiirx_converter_converter_sink_first; + main_ethphy_liteethphymiirx_converter_converter_source_last <= main_ethphy_liteethphymiirx_converter_converter_sink_last; + end else begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_last <= 1'd0; + end + end else begin + if ((main_ethphy_liteethphymiirx_converter_converter_sink_valid & main_ethphy_liteethphymiirx_converter_converter_sink_ready)) begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= (main_ethphy_liteethphymiirx_converter_converter_sink_first | main_ethphy_liteethphymiirx_converter_converter_source_first); + main_ethphy_liteethphymiirx_converter_converter_source_last <= (main_ethphy_liteethphymiirx_converter_converter_sink_last | main_ethphy_liteethphymiirx_converter_converter_source_last); + end + end + if (main_ethphy_liteethphymiirx_converter_converter_load_part) begin + case (main_ethphy_liteethphymiirx_converter_converter_demux) + 1'd0: begin + main_ethphy_liteethphymiirx_converter_converter_source_payload_data[3:0] <= main_ethphy_liteethphymiirx_converter_converter_sink_payload_data; + end + 1'd1: begin + main_ethphy_liteethphymiirx_converter_converter_source_payload_data[7:4] <= main_ethphy_liteethphymiirx_converter_converter_sink_payload_data; + end + endcase + end + if (main_ethphy_liteethphymiirx_converter_converter_load_part) begin + main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count <= (main_ethphy_liteethphymiirx_converter_converter_demux + 1'd1); + end + if (main_ethphy_liteethphymiirx_converter_reset) begin + main_ethphy_liteethphymiirx_converter_converter_source_first <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_last <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_data <= 8'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count <= 2'd0; + main_ethphy_liteethphymiirx_converter_converter_demux <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd0; + end + builder_liteethmacpreamblechecker_state <= builder_liteethmacpreamblechecker_next_state; + if (main_crc32_checker_crc_ce) begin + main_crc32_checker_crc_reg <= main_crc32_checker_crc_next; + end + if (main_crc32_checker_crc_reset) begin + main_crc32_checker_crc_reg <= 32'd4294967295; + end + if (((main_crc32_checker_syncfifo_syncfifo_we & main_crc32_checker_syncfifo_syncfifo_writable) & (~main_crc32_checker_syncfifo_replace))) begin + if ((main_crc32_checker_syncfifo_produce == 3'd4)) begin + main_crc32_checker_syncfifo_produce <= 1'd0; + end else begin + main_crc32_checker_syncfifo_produce <= (main_crc32_checker_syncfifo_produce + 1'd1); + end + end + if (main_crc32_checker_syncfifo_do_read) begin + if ((main_crc32_checker_syncfifo_consume == 3'd4)) begin + main_crc32_checker_syncfifo_consume <= 1'd0; + end else begin + main_crc32_checker_syncfifo_consume <= (main_crc32_checker_syncfifo_consume + 1'd1); + end + end + if (((main_crc32_checker_syncfifo_syncfifo_we & main_crc32_checker_syncfifo_syncfifo_writable) & (~main_crc32_checker_syncfifo_replace))) begin + if ((~main_crc32_checker_syncfifo_do_read)) begin + main_crc32_checker_syncfifo_level <= (main_crc32_checker_syncfifo_level + 1'd1); + end + end else begin + if (main_crc32_checker_syncfifo_do_read) begin + main_crc32_checker_syncfifo_level <= (main_crc32_checker_syncfifo_level - 1'd1); + end + end + if (main_crc32_checker_fifo_reset) begin + main_crc32_checker_syncfifo_level <= 3'd0; + main_crc32_checker_syncfifo_produce <= 3'd0; + main_crc32_checker_syncfifo_consume <= 3'd0; + end + builder_liteethmaccrc32checker_state <= builder_liteethmaccrc32checker_next_state; + if (main_ps_preamble_error_i) begin + main_ps_preamble_error_toggle_i <= (~main_ps_preamble_error_toggle_i); + end + if (main_ps_crc_error_i) begin + main_ps_crc_error_toggle_i <= (~main_ps_crc_error_toggle_i); + end + if (main_rx_converter_converter_source_ready) begin + main_rx_converter_converter_strobe_all <= 1'd0; + end + if (main_rx_converter_converter_load_part) begin + if (((main_rx_converter_converter_demux == 2'd3) | main_rx_converter_converter_sink_last)) begin + main_rx_converter_converter_demux <= 1'd0; + main_rx_converter_converter_strobe_all <= 1'd1; + end else begin + main_rx_converter_converter_demux <= (main_rx_converter_converter_demux + 1'd1); + end + end + if ((main_rx_converter_converter_source_valid & main_rx_converter_converter_source_ready)) begin + if ((main_rx_converter_converter_sink_valid & main_rx_converter_converter_sink_ready)) begin + main_rx_converter_converter_source_first <= main_rx_converter_converter_sink_first; + main_rx_converter_converter_source_last <= main_rx_converter_converter_sink_last; + end else begin + main_rx_converter_converter_source_first <= 1'd0; + main_rx_converter_converter_source_last <= 1'd0; + end + end else begin + if ((main_rx_converter_converter_sink_valid & main_rx_converter_converter_sink_ready)) begin + main_rx_converter_converter_source_first <= (main_rx_converter_converter_sink_first | main_rx_converter_converter_source_first); + main_rx_converter_converter_source_last <= (main_rx_converter_converter_sink_last | main_rx_converter_converter_source_last); + end + end + if (main_rx_converter_converter_load_part) begin + case (main_rx_converter_converter_demux) + 1'd0: begin + main_rx_converter_converter_source_payload_data[9:0] <= main_rx_converter_converter_sink_payload_data; + end + 1'd1: begin + main_rx_converter_converter_source_payload_data[19:10] <= main_rx_converter_converter_sink_payload_data; + end + 2'd2: begin + main_rx_converter_converter_source_payload_data[29:20] <= main_rx_converter_converter_sink_payload_data; + end + 2'd3: begin + main_rx_converter_converter_source_payload_data[39:30] <= main_rx_converter_converter_sink_payload_data; + end + endcase + end + if (main_rx_converter_converter_load_part) begin + main_rx_converter_converter_source_payload_valid_token_count <= (main_rx_converter_converter_demux + 1'd1); + end + main_rx_cdc_graycounter0_q_binary <= main_rx_cdc_graycounter0_q_next_binary; + main_rx_cdc_graycounter0_q <= main_rx_cdc_graycounter0_q_next; + if (eth_rx_rst) begin + main_ethphy_liteethphymiirx_converter_sink_valid <= 1'd0; + main_ethphy_liteethphymiirx_converter_sink_payload_data <= 4'd0; + main_ethphy_liteethphymiirx_converter_converter_source_first <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_last <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_data <= 8'd0; + main_ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count <= 2'd0; + main_ethphy_liteethphymiirx_converter_converter_demux <= 1'd0; + main_ethphy_liteethphymiirx_converter_converter_strobe_all <= 1'd0; + main_ethphy_liteethphymiirx_converter_reset <= 1'd0; + main_crc32_checker_crc_reg <= 32'd4294967295; + main_crc32_checker_syncfifo_level <= 3'd0; + main_crc32_checker_syncfifo_produce <= 3'd0; + main_crc32_checker_syncfifo_consume <= 3'd0; + main_rx_converter_converter_source_first <= 1'd0; + main_rx_converter_converter_source_last <= 1'd0; + main_rx_converter_converter_source_payload_data <= 40'd0; + main_rx_converter_converter_source_payload_valid_token_count <= 3'd0; + main_rx_converter_converter_demux <= 2'd0; + main_rx_converter_converter_strobe_all <= 1'd0; + main_rx_cdc_graycounter0_q <= 7'd0; + main_rx_cdc_graycounter0_q_binary <= 7'd0; + builder_liteethmacpreamblechecker_state <= 1'd0; + builder_liteethmaccrc32checker_state <= 2'd0; + end + builder_xilinxmultiregimpl7_regs0 <= main_rx_cdc_graycounter1_q; + builder_xilinxmultiregimpl7_regs1 <= builder_xilinxmultiregimpl7_regs0; +end + +always @(posedge eth_tx_clk) begin + eth_tx_en <= main_ethphy_liteethphymiitx_converter_source_valid; + eth_tx_data <= main_ethphy_liteethphymiitx_converter_source_payload_data; + if ((main_ethphy_liteethphymiitx_converter_converter_source_valid & main_ethphy_liteethphymiitx_converter_converter_source_ready)) begin + if (main_ethphy_liteethphymiitx_converter_converter_last) begin + main_ethphy_liteethphymiitx_converter_converter_mux <= 1'd0; + end else begin + main_ethphy_liteethphymiitx_converter_converter_mux <= (main_ethphy_liteethphymiitx_converter_converter_mux + 1'd1); + end + end + if (main_tx_gap_inserter_counter_reset) begin + main_tx_gap_inserter_counter <= 1'd0; + end else begin + if (main_tx_gap_inserter_counter_ce) begin + main_tx_gap_inserter_counter <= (main_tx_gap_inserter_counter + 1'd1); + end + end + builder_liteethmacgap_state <= builder_liteethmacgap_next_state; + if (main_preamble_inserter_clr_cnt) begin + main_preamble_inserter_cnt <= 1'd0; + end else begin + if (main_preamble_inserter_inc_cnt) begin + main_preamble_inserter_cnt <= (main_preamble_inserter_cnt + 1'd1); + end + end + builder_liteethmacpreambleinserter_state <= builder_liteethmacpreambleinserter_next_state; + if (main_crc32_inserter_is_ongoing0) begin + main_crc32_inserter_cnt <= 2'd3; + end else begin + if ((main_crc32_inserter_is_ongoing1 & (~main_crc32_inserter_cnt_done))) begin + main_crc32_inserter_cnt <= (main_crc32_inserter_cnt - main_crc32_inserter_source_ready); + end + end + if (main_crc32_inserter_ce) begin + main_crc32_inserter_reg <= main_crc32_inserter_next; + end + if (main_crc32_inserter_reset) begin + main_crc32_inserter_reg <= 32'd4294967295; + end + builder_liteethmaccrc32inserter_state <= builder_liteethmaccrc32inserter_next_state; + if (main_padding_inserter_counter_reset) begin + main_padding_inserter_counter <= 1'd0; + end else begin + if (main_padding_inserter_counter_ce) begin + main_padding_inserter_counter <= (main_padding_inserter_counter + 1'd1); + end + end + builder_liteethmacpaddinginserter_state <= builder_liteethmacpaddinginserter_next_state; + if ((main_tx_last_be_sink_valid & main_tx_last_be_sink_ready)) begin + if (main_tx_last_be_sink_last) begin + main_tx_last_be_ongoing <= 1'd1; + end else begin + if (main_tx_last_be_sink_payload_last_be) begin + main_tx_last_be_ongoing <= 1'd0; + end + end + end + if ((main_tx_converter_converter_source_valid & main_tx_converter_converter_source_ready)) begin + if (main_tx_converter_converter_last) begin + main_tx_converter_converter_mux <= 1'd0; + end else begin + main_tx_converter_converter_mux <= (main_tx_converter_converter_mux + 1'd1); + end + end + main_tx_cdc_graycounter1_q_binary <= main_tx_cdc_graycounter1_q_next_binary; + main_tx_cdc_graycounter1_q <= main_tx_cdc_graycounter1_q_next; + if (eth_tx_rst) begin + main_ethphy_liteethphymiitx_converter_converter_mux <= 1'd0; + main_crc32_inserter_reg <= 32'd4294967295; + main_crc32_inserter_cnt <= 2'd3; + main_padding_inserter_counter <= 16'd1; + main_tx_last_be_ongoing <= 1'd1; + main_tx_converter_converter_mux <= 2'd0; + main_tx_cdc_graycounter1_q <= 7'd0; + main_tx_cdc_graycounter1_q_binary <= 7'd0; + builder_liteethmacgap_state <= 1'd0; + builder_liteethmacpreambleinserter_state <= 2'd0; + builder_liteethmaccrc32inserter_state <= 2'd0; + builder_liteethmacpaddinginserter_state <= 1'd0; + end + builder_xilinxmultiregimpl4_regs0 <= main_tx_cdc_graycounter0_q; + builder_xilinxmultiregimpl4_regs1 <= builder_xilinxmultiregimpl4_regs0; +end + +always @(posedge sys_clk) begin + if ((main_ethernetsoc_ctrl_bus_errors != 32'd4294967295)) begin + if (main_ethernetsoc_ctrl_bus_error) begin + main_ethernetsoc_ctrl_bus_errors <= (main_ethernetsoc_ctrl_bus_errors + 1'd1); + end + end + main_ethernetsoc_rom_bus_ack <= 1'd0; + if (((main_ethernetsoc_rom_bus_cyc & main_ethernetsoc_rom_bus_stb) & (~main_ethernetsoc_rom_bus_ack))) begin + main_ethernetsoc_rom_bus_ack <= 1'd1; + end + main_ethernetsoc_sram_bus_ack <= 1'd0; + if (((main_ethernetsoc_sram_bus_cyc & main_ethernetsoc_sram_bus_stb) & (~main_ethernetsoc_sram_bus_ack))) begin + main_ethernetsoc_sram_bus_ack <= 1'd1; + end + main_ethernetsoc_interface_we <= 1'd0; + main_ethernetsoc_interface_dat_w <= main_ethernetsoc_bus_wishbone_dat_w; + main_ethernetsoc_interface_adr <= main_ethernetsoc_bus_wishbone_adr; + main_ethernetsoc_bus_wishbone_dat_r <= main_ethernetsoc_interface_dat_r; + if ((main_ethernetsoc_counter == 1'd1)) begin + main_ethernetsoc_interface_we <= main_ethernetsoc_bus_wishbone_we; + end + if ((main_ethernetsoc_counter == 2'd2)) begin + main_ethernetsoc_bus_wishbone_ack <= 1'd1; + end + if ((main_ethernetsoc_counter == 2'd3)) begin + main_ethernetsoc_bus_wishbone_ack <= 1'd0; + end + if ((main_ethernetsoc_counter != 1'd0)) begin + main_ethernetsoc_counter <= (main_ethernetsoc_counter + 1'd1); + end else begin + if ((main_ethernetsoc_bus_wishbone_cyc & main_ethernetsoc_bus_wishbone_stb)) begin + main_ethernetsoc_counter <= 1'd1; + end + end + main_ethernetsoc_uart_phy_sink_ready <= 1'd0; + if (((main_ethernetsoc_uart_phy_sink_valid & (~main_ethernetsoc_uart_phy_tx_busy)) & (~main_ethernetsoc_uart_phy_sink_ready))) begin + main_ethernetsoc_uart_phy_tx_reg <= main_ethernetsoc_uart_phy_sink_payload_data; + main_ethernetsoc_uart_phy_tx_bitcount <= 1'd0; + main_ethernetsoc_uart_phy_tx_busy <= 1'd1; + serial_tx <= 1'd0; + end else begin + if ((main_ethernetsoc_uart_phy_uart_clk_txen & main_ethernetsoc_uart_phy_tx_busy)) begin + main_ethernetsoc_uart_phy_tx_bitcount <= (main_ethernetsoc_uart_phy_tx_bitcount + 1'd1); + if ((main_ethernetsoc_uart_phy_tx_bitcount == 4'd8)) begin + serial_tx <= 1'd1; + end else begin + if ((main_ethernetsoc_uart_phy_tx_bitcount == 4'd9)) begin + serial_tx <= 1'd1; + main_ethernetsoc_uart_phy_tx_busy <= 1'd0; + main_ethernetsoc_uart_phy_sink_ready <= 1'd1; + end else begin + serial_tx <= main_ethernetsoc_uart_phy_tx_reg[0]; + main_ethernetsoc_uart_phy_tx_reg <= {1'd0, main_ethernetsoc_uart_phy_tx_reg[7:1]}; + end + end + end + end + if (main_ethernetsoc_uart_phy_tx_busy) begin + {main_ethernetsoc_uart_phy_uart_clk_txen, main_ethernetsoc_uart_phy_phase_accumulator_tx} <= (main_ethernetsoc_uart_phy_phase_accumulator_tx + main_ethernetsoc_uart_phy_storage); + end else begin + {main_ethernetsoc_uart_phy_uart_clk_txen, main_ethernetsoc_uart_phy_phase_accumulator_tx} <= 1'd0; + end + main_ethernetsoc_uart_phy_source_valid <= 1'd0; + main_ethernetsoc_uart_phy_rx_r <= main_ethernetsoc_uart_phy_rx; + if ((~main_ethernetsoc_uart_phy_rx_busy)) begin + if (((~main_ethernetsoc_uart_phy_rx) & main_ethernetsoc_uart_phy_rx_r)) begin + main_ethernetsoc_uart_phy_rx_busy <= 1'd1; + main_ethernetsoc_uart_phy_rx_bitcount <= 1'd0; + end + end else begin + if (main_ethernetsoc_uart_phy_uart_clk_rxen) begin + main_ethernetsoc_uart_phy_rx_bitcount <= (main_ethernetsoc_uart_phy_rx_bitcount + 1'd1); + if ((main_ethernetsoc_uart_phy_rx_bitcount == 1'd0)) begin + if (main_ethernetsoc_uart_phy_rx) begin + main_ethernetsoc_uart_phy_rx_busy <= 1'd0; + end + end else begin + if ((main_ethernetsoc_uart_phy_rx_bitcount == 4'd9)) begin + main_ethernetsoc_uart_phy_rx_busy <= 1'd0; + if (main_ethernetsoc_uart_phy_rx) begin + main_ethernetsoc_uart_phy_source_payload_data <= main_ethernetsoc_uart_phy_rx_reg; + main_ethernetsoc_uart_phy_source_valid <= 1'd1; + end + end else begin + main_ethernetsoc_uart_phy_rx_reg <= {main_ethernetsoc_uart_phy_rx, main_ethernetsoc_uart_phy_rx_reg[7:1]}; + end + end + end + end + if (main_ethernetsoc_uart_phy_rx_busy) begin + {main_ethernetsoc_uart_phy_uart_clk_rxen, main_ethernetsoc_uart_phy_phase_accumulator_rx} <= (main_ethernetsoc_uart_phy_phase_accumulator_rx + main_ethernetsoc_uart_phy_storage); + end else begin + {main_ethernetsoc_uart_phy_uart_clk_rxen, main_ethernetsoc_uart_phy_phase_accumulator_rx} <= 32'd2147483648; + end + if (main_ethernetsoc_uart_tx_clear) begin + main_ethernetsoc_uart_tx_pending <= 1'd0; + end + main_ethernetsoc_uart_tx_old_trigger <= main_ethernetsoc_uart_tx_trigger; + if (((~main_ethernetsoc_uart_tx_trigger) & main_ethernetsoc_uart_tx_old_trigger)) begin + main_ethernetsoc_uart_tx_pending <= 1'd1; + end + if (main_ethernetsoc_uart_rx_clear) begin + main_ethernetsoc_uart_rx_pending <= 1'd0; + end + main_ethernetsoc_uart_rx_old_trigger <= main_ethernetsoc_uart_rx_trigger; + if (((~main_ethernetsoc_uart_rx_trigger) & main_ethernetsoc_uart_rx_old_trigger)) begin + main_ethernetsoc_uart_rx_pending <= 1'd1; + end + if (main_ethernetsoc_uart_tx_fifo_syncfifo_re) begin + main_ethernetsoc_uart_tx_fifo_readable <= 1'd1; + end else begin + if (main_ethernetsoc_uart_tx_fifo_re) begin + main_ethernetsoc_uart_tx_fifo_readable <= 1'd0; + end + end + if (((main_ethernetsoc_uart_tx_fifo_syncfifo_we & main_ethernetsoc_uart_tx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_tx_fifo_replace))) begin + main_ethernetsoc_uart_tx_fifo_produce <= (main_ethernetsoc_uart_tx_fifo_produce + 1'd1); + end + if (main_ethernetsoc_uart_tx_fifo_do_read) begin + main_ethernetsoc_uart_tx_fifo_consume <= (main_ethernetsoc_uart_tx_fifo_consume + 1'd1); + end + if (((main_ethernetsoc_uart_tx_fifo_syncfifo_we & main_ethernetsoc_uart_tx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_tx_fifo_replace))) begin + if ((~main_ethernetsoc_uart_tx_fifo_do_read)) begin + main_ethernetsoc_uart_tx_fifo_level0 <= (main_ethernetsoc_uart_tx_fifo_level0 + 1'd1); + end + end else begin + if (main_ethernetsoc_uart_tx_fifo_do_read) begin + main_ethernetsoc_uart_tx_fifo_level0 <= (main_ethernetsoc_uart_tx_fifo_level0 - 1'd1); + end + end + if (main_ethernetsoc_uart_rx_fifo_syncfifo_re) begin + main_ethernetsoc_uart_rx_fifo_readable <= 1'd1; + end else begin + if (main_ethernetsoc_uart_rx_fifo_re) begin + main_ethernetsoc_uart_rx_fifo_readable <= 1'd0; + end + end + if (((main_ethernetsoc_uart_rx_fifo_syncfifo_we & main_ethernetsoc_uart_rx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_rx_fifo_replace))) begin + main_ethernetsoc_uart_rx_fifo_produce <= (main_ethernetsoc_uart_rx_fifo_produce + 1'd1); + end + if (main_ethernetsoc_uart_rx_fifo_do_read) begin + main_ethernetsoc_uart_rx_fifo_consume <= (main_ethernetsoc_uart_rx_fifo_consume + 1'd1); + end + if (((main_ethernetsoc_uart_rx_fifo_syncfifo_we & main_ethernetsoc_uart_rx_fifo_syncfifo_writable) & (~main_ethernetsoc_uart_rx_fifo_replace))) begin + if ((~main_ethernetsoc_uart_rx_fifo_do_read)) begin + main_ethernetsoc_uart_rx_fifo_level0 <= (main_ethernetsoc_uart_rx_fifo_level0 + 1'd1); + end + end else begin + if (main_ethernetsoc_uart_rx_fifo_do_read) begin + main_ethernetsoc_uart_rx_fifo_level0 <= (main_ethernetsoc_uart_rx_fifo_level0 - 1'd1); + end + end + if (main_ethernetsoc_uart_reset) begin + main_ethernetsoc_uart_tx_pending <= 1'd0; + main_ethernetsoc_uart_tx_old_trigger <= 1'd0; + main_ethernetsoc_uart_rx_pending <= 1'd0; + main_ethernetsoc_uart_rx_old_trigger <= 1'd0; + main_ethernetsoc_uart_tx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_tx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_tx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_tx_fifo_consume <= 4'd0; + main_ethernetsoc_uart_rx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_rx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_rx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_rx_fifo_consume <= 4'd0; + end + if (main_ethernetsoc_timer0_en_storage) begin + if ((main_ethernetsoc_timer0_value == 1'd0)) begin + main_ethernetsoc_timer0_value <= main_ethernetsoc_timer0_reload_storage; + end else begin + main_ethernetsoc_timer0_value <= (main_ethernetsoc_timer0_value - 1'd1); + end + end else begin + main_ethernetsoc_timer0_value <= main_ethernetsoc_timer0_load_storage; + end + if (main_ethernetsoc_timer0_update_value_re) begin + main_ethernetsoc_timer0_value_status <= main_ethernetsoc_timer0_value; + end + if (main_ethernetsoc_timer0_zero_clear) begin + main_ethernetsoc_timer0_zero_pending <= 1'd0; + end + main_ethernetsoc_timer0_zero_old_trigger <= main_ethernetsoc_timer0_zero_trigger; + if (((~main_ethernetsoc_timer0_zero_trigger) & main_ethernetsoc_timer0_zero_old_trigger)) begin + main_ethernetsoc_timer0_zero_pending <= 1'd1; + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip0_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip0_value <= (main_ethernetsoc_a7ddrphy_bitslip0_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip1_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip1_value <= (main_ethernetsoc_a7ddrphy_bitslip1_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip2_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip2_value <= (main_ethernetsoc_a7ddrphy_bitslip2_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip3_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip3_value <= (main_ethernetsoc_a7ddrphy_bitslip3_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip4_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip4_value <= (main_ethernetsoc_a7ddrphy_bitslip4_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip5_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip5_value <= (main_ethernetsoc_a7ddrphy_bitslip5_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip6_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip6_value <= (main_ethernetsoc_a7ddrphy_bitslip6_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[0]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip7_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip7_value <= (main_ethernetsoc_a7ddrphy_bitslip7_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip8_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip8_value <= (main_ethernetsoc_a7ddrphy_bitslip8_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip9_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip9_value <= (main_ethernetsoc_a7ddrphy_bitslip9_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip10_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip10_value <= (main_ethernetsoc_a7ddrphy_bitslip10_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip11_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip11_value <= (main_ethernetsoc_a7ddrphy_bitslip11_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip12_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip12_value <= (main_ethernetsoc_a7ddrphy_bitslip12_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip13_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip13_value <= (main_ethernetsoc_a7ddrphy_bitslip13_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip14_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip14_value <= (main_ethernetsoc_a7ddrphy_bitslip14_value + 1'd1); + end + end + end + if (main_ethernetsoc_a7ddrphy_dly_sel_storage[1]) begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_re) begin + main_ethernetsoc_a7ddrphy_bitslip15_value <= 1'd0; + end else begin + if (main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_re) begin + main_ethernetsoc_a7ddrphy_bitslip15_value <= (main_ethernetsoc_a7ddrphy_bitslip15_value + 1'd1); + end + end + end + main_ethernetsoc_a7ddrphy_n_rddata_en0 <= main_ethernetsoc_a7ddrphy_dfi_p2_rddata_en; + main_ethernetsoc_a7ddrphy_n_rddata_en1 <= main_ethernetsoc_a7ddrphy_n_rddata_en0; + main_ethernetsoc_a7ddrphy_n_rddata_en2 <= main_ethernetsoc_a7ddrphy_n_rddata_en1; + main_ethernetsoc_a7ddrphy_n_rddata_en3 <= main_ethernetsoc_a7ddrphy_n_rddata_en2; + main_ethernetsoc_a7ddrphy_n_rddata_en4 <= main_ethernetsoc_a7ddrphy_n_rddata_en3; + main_ethernetsoc_a7ddrphy_n_rddata_en5 <= main_ethernetsoc_a7ddrphy_n_rddata_en4; + main_ethernetsoc_a7ddrphy_n_rddata_en6 <= main_ethernetsoc_a7ddrphy_n_rddata_en5; + main_ethernetsoc_a7ddrphy_n_rddata_en7 <= main_ethernetsoc_a7ddrphy_n_rddata_en6; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid <= main_ethernetsoc_a7ddrphy_n_rddata_en7; + main_ethernetsoc_a7ddrphy_last_wrdata_en <= {main_ethernetsoc_a7ddrphy_last_wrdata_en[2:0], main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_en}; + main_ethernetsoc_a7ddrphy_oe_dqs <= main_ethernetsoc_a7ddrphy_oe; + main_ethernetsoc_a7ddrphy_oe_dq <= main_ethernetsoc_a7ddrphy_oe; + main_ethernetsoc_a7ddrphy_bitslip0_r <= {main_ethernetsoc_a7ddrphy_bitslip0_i, main_ethernetsoc_a7ddrphy_bitslip0_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip0_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip0_o <= main_ethernetsoc_a7ddrphy_bitslip0_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip1_r <= {main_ethernetsoc_a7ddrphy_bitslip1_i, main_ethernetsoc_a7ddrphy_bitslip1_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip1_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip1_o <= main_ethernetsoc_a7ddrphy_bitslip1_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip2_r <= {main_ethernetsoc_a7ddrphy_bitslip2_i, main_ethernetsoc_a7ddrphy_bitslip2_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip2_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip2_o <= main_ethernetsoc_a7ddrphy_bitslip2_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip3_r <= {main_ethernetsoc_a7ddrphy_bitslip3_i, main_ethernetsoc_a7ddrphy_bitslip3_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip3_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip3_o <= main_ethernetsoc_a7ddrphy_bitslip3_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip4_r <= {main_ethernetsoc_a7ddrphy_bitslip4_i, main_ethernetsoc_a7ddrphy_bitslip4_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip4_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip4_o <= main_ethernetsoc_a7ddrphy_bitslip4_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip5_r <= {main_ethernetsoc_a7ddrphy_bitslip5_i, main_ethernetsoc_a7ddrphy_bitslip5_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip5_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip5_o <= main_ethernetsoc_a7ddrphy_bitslip5_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip6_r <= {main_ethernetsoc_a7ddrphy_bitslip6_i, main_ethernetsoc_a7ddrphy_bitslip6_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip6_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip6_o <= main_ethernetsoc_a7ddrphy_bitslip6_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip7_r <= {main_ethernetsoc_a7ddrphy_bitslip7_i, main_ethernetsoc_a7ddrphy_bitslip7_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip7_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip7_o <= main_ethernetsoc_a7ddrphy_bitslip7_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip8_r <= {main_ethernetsoc_a7ddrphy_bitslip8_i, main_ethernetsoc_a7ddrphy_bitslip8_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip8_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip8_o <= main_ethernetsoc_a7ddrphy_bitslip8_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip9_r <= {main_ethernetsoc_a7ddrphy_bitslip9_i, main_ethernetsoc_a7ddrphy_bitslip9_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip9_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip9_o <= main_ethernetsoc_a7ddrphy_bitslip9_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip10_r <= {main_ethernetsoc_a7ddrphy_bitslip10_i, main_ethernetsoc_a7ddrphy_bitslip10_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip10_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip10_o <= main_ethernetsoc_a7ddrphy_bitslip10_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip11_r <= {main_ethernetsoc_a7ddrphy_bitslip11_i, main_ethernetsoc_a7ddrphy_bitslip11_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip11_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip11_o <= main_ethernetsoc_a7ddrphy_bitslip11_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip12_r <= {main_ethernetsoc_a7ddrphy_bitslip12_i, main_ethernetsoc_a7ddrphy_bitslip12_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip12_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip12_o <= main_ethernetsoc_a7ddrphy_bitslip12_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip13_r <= {main_ethernetsoc_a7ddrphy_bitslip13_i, main_ethernetsoc_a7ddrphy_bitslip13_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip13_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip13_o <= main_ethernetsoc_a7ddrphy_bitslip13_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip14_r <= {main_ethernetsoc_a7ddrphy_bitslip14_i, main_ethernetsoc_a7ddrphy_bitslip14_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip14_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip14_o <= main_ethernetsoc_a7ddrphy_bitslip14_r[14:7]; + end + endcase + main_ethernetsoc_a7ddrphy_bitslip15_r <= {main_ethernetsoc_a7ddrphy_bitslip15_i, main_ethernetsoc_a7ddrphy_bitslip15_r[15:8]}; + case (main_ethernetsoc_a7ddrphy_bitslip15_value) + 1'd0: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[7:0]; + end + 1'd1: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[8:1]; + end + 2'd2: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[9:2]; + end + 2'd3: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[10:3]; + end + 3'd4: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[11:4]; + end + 3'd5: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[12:5]; + end + 3'd6: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[13:6]; + end + 3'd7: begin + main_ethernetsoc_a7ddrphy_bitslip15_o <= main_ethernetsoc_a7ddrphy_bitslip15_r[14:7]; + end + endcase + if (main_ethernetsoc_sdram_inti_p0_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector0_status <= main_ethernetsoc_sdram_inti_p0_rddata; + end + if (main_ethernetsoc_sdram_inti_p1_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector1_status <= main_ethernetsoc_sdram_inti_p1_rddata; + end + if (main_ethernetsoc_sdram_inti_p2_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector2_status <= main_ethernetsoc_sdram_inti_p2_rddata; + end + if (main_ethernetsoc_sdram_inti_p3_rddata_valid) begin + main_ethernetsoc_sdram_phaseinjector3_status <= main_ethernetsoc_sdram_inti_p3_rddata; + end + if (main_ethernetsoc_sdram_timer_wait) begin + if ((~main_ethernetsoc_sdram_timer_done)) begin + if ((main_ethernetsoc_sdram_timer_load & (main_ethernetsoc_sdram_timer_load_count < main_ethernetsoc_sdram_timer_count))) begin + main_ethernetsoc_sdram_timer_count <= main_ethernetsoc_sdram_timer_load_count; + end else begin + main_ethernetsoc_sdram_timer_count <= (main_ethernetsoc_sdram_timer_count - 1'd1); + end + end + end else begin + main_ethernetsoc_sdram_timer_count <= 10'd782; + end + if (main_ethernetsoc_sdram_timer_reset) begin + main_ethernetsoc_sdram_timer_count <= 10'd782; + end + main_ethernetsoc_sdram_cmd_payload_a <= 11'd1024; + main_ethernetsoc_sdram_cmd_payload_ba <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_generator_done <= 1'd0; + if ((main_ethernetsoc_sdram_generator_counter == 1'd1)) begin + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd1; + main_ethernetsoc_sdram_cmd_payload_we <= 1'd1; + end + if ((main_ethernetsoc_sdram_generator_counter == 3'd4)) begin + main_ethernetsoc_sdram_cmd_payload_cas <= 1'd1; + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd1; + end + if ((main_ethernetsoc_sdram_generator_counter == 6'd36)) begin + main_ethernetsoc_sdram_generator_done <= 1'd1; + end + if ((main_ethernetsoc_sdram_generator_counter == 6'd36)) begin + main_ethernetsoc_sdram_generator_counter <= 1'd0; + end else begin + if ((main_ethernetsoc_sdram_generator_counter != 1'd0)) begin + main_ethernetsoc_sdram_generator_counter <= (main_ethernetsoc_sdram_generator_counter + 1'd1); + end else begin + if (main_ethernetsoc_sdram_generator_start) begin + main_ethernetsoc_sdram_generator_counter <= 1'd1; + end + end + end + builder_refresher_state <= builder_refresher_next_state; + if (main_ethernetsoc_sdram_bankmachine0_row_close) begin + main_ethernetsoc_sdram_bankmachine0_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine0_row_open) begin + main_ethernetsoc_sdram_bankmachine0_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_row <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine0_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine0_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine0_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine0_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine0_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine0_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_trccon_count <= (main_ethernetsoc_sdram_bankmachine0_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine0_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine0_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine0_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine0_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine0_trascon_count <= (main_ethernetsoc_sdram_bankmachine0_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine0_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine0_state <= builder_bankmachine0_next_state; + if (main_ethernetsoc_sdram_bankmachine1_row_close) begin + main_ethernetsoc_sdram_bankmachine1_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine1_row_open) begin + main_ethernetsoc_sdram_bankmachine1_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_row <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine1_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine1_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine1_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine1_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine1_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine1_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_trccon_count <= (main_ethernetsoc_sdram_bankmachine1_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine1_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine1_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine1_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine1_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine1_trascon_count <= (main_ethernetsoc_sdram_bankmachine1_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine1_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine1_state <= builder_bankmachine1_next_state; + if (main_ethernetsoc_sdram_bankmachine2_row_close) begin + main_ethernetsoc_sdram_bankmachine2_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine2_row_open) begin + main_ethernetsoc_sdram_bankmachine2_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_row <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine2_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine2_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine2_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine2_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine2_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine2_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_trccon_count <= (main_ethernetsoc_sdram_bankmachine2_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine2_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine2_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine2_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine2_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine2_trascon_count <= (main_ethernetsoc_sdram_bankmachine2_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine2_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine2_state <= builder_bankmachine2_next_state; + if (main_ethernetsoc_sdram_bankmachine3_row_close) begin + main_ethernetsoc_sdram_bankmachine3_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine3_row_open) begin + main_ethernetsoc_sdram_bankmachine3_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_row <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine3_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine3_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine3_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine3_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine3_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine3_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_trccon_count <= (main_ethernetsoc_sdram_bankmachine3_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine3_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine3_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine3_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine3_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine3_trascon_count <= (main_ethernetsoc_sdram_bankmachine3_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine3_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine3_state <= builder_bankmachine3_next_state; + if (main_ethernetsoc_sdram_bankmachine4_row_close) begin + main_ethernetsoc_sdram_bankmachine4_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine4_row_open) begin + main_ethernetsoc_sdram_bankmachine4_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_row <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine4_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine4_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine4_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine4_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine4_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine4_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine4_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_trccon_count <= (main_ethernetsoc_sdram_bankmachine4_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine4_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine4_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine4_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine4_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine4_trascon_count <= (main_ethernetsoc_sdram_bankmachine4_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine4_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine4_state <= builder_bankmachine4_next_state; + if (main_ethernetsoc_sdram_bankmachine5_row_close) begin + main_ethernetsoc_sdram_bankmachine5_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine5_row_open) begin + main_ethernetsoc_sdram_bankmachine5_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_row <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine5_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine5_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine5_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine5_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine5_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine5_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine5_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_trccon_count <= (main_ethernetsoc_sdram_bankmachine5_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine5_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine5_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine5_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine5_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine5_trascon_count <= (main_ethernetsoc_sdram_bankmachine5_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine5_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine5_state <= builder_bankmachine5_next_state; + if (main_ethernetsoc_sdram_bankmachine6_row_close) begin + main_ethernetsoc_sdram_bankmachine6_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine6_row_open) begin + main_ethernetsoc_sdram_bankmachine6_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_row <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine6_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine6_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine6_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine6_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine6_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine6_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine6_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_trccon_count <= (main_ethernetsoc_sdram_bankmachine6_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine6_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine6_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine6_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine6_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine6_trascon_count <= (main_ethernetsoc_sdram_bankmachine6_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine6_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine6_state <= builder_bankmachine6_next_state; + if (main_ethernetsoc_sdram_bankmachine7_row_close) begin + main_ethernetsoc_sdram_bankmachine7_row_opened <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_bankmachine7_row_open) begin + main_ethernetsoc_sdram_bankmachine7_row_opened <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_row <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]; + end + end + if (((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1); + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1); + end + if (((main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin + if ((~main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1); + end + end else begin + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1); + end + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid; + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_first); + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n <= (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_valid & main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_last); + end + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_we; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr; + end + if (main_ethernetsoc_sdram_bankmachine7_twtpcon_valid) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine7_twtpcon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_count <= (main_ethernetsoc_sdram_bankmachine7_twtpcon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine7_twtpcon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine7_trccon_valid) begin + main_ethernetsoc_sdram_bankmachine7_trccon_count <= 3'd5; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine7_trccon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_trccon_count <= (main_ethernetsoc_sdram_bankmachine7_trccon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine7_trccon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_bankmachine7_trascon_valid) begin + main_ethernetsoc_sdram_bankmachine7_trascon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_bankmachine7_trascon_ready)) begin + main_ethernetsoc_sdram_bankmachine7_trascon_count <= (main_ethernetsoc_sdram_bankmachine7_trascon_count - 1'd1); + if ((main_ethernetsoc_sdram_bankmachine7_trascon_count == 1'd1)) begin + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd1; + end + end + end + builder_bankmachine7_state <= builder_bankmachine7_next_state; + if ((~main_ethernetsoc_sdram_en0)) begin + main_ethernetsoc_sdram_time0 <= 5'd31; + end else begin + if ((~main_ethernetsoc_sdram_max_time0)) begin + main_ethernetsoc_sdram_time0 <= (main_ethernetsoc_sdram_time0 - 1'd1); + end + end + if ((~main_ethernetsoc_sdram_en1)) begin + main_ethernetsoc_sdram_time1 <= 4'd15; + end else begin + if ((~main_ethernetsoc_sdram_max_time1)) begin + main_ethernetsoc_sdram_time1 <= (main_ethernetsoc_sdram_time1 - 1'd1); + end + end + if (main_ethernetsoc_sdram_choose_cmd_ce) begin + case (main_ethernetsoc_sdram_choose_cmd_grant) + 1'd0: begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end + end + end + end + end + end + end + end + 1'd1: begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end + end + end + end + end + end + end + end + 2'd2: begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end + end + end + end + end + end + end + end + 2'd3: begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end + end + end + end + end + end + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end + end + end + end + end + end + end + end + 3'd5: begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end + end + end + end + end + end + end + end + 3'd6: begin + if (main_ethernetsoc_sdram_choose_cmd_request[7]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end + end + end + end + end + end + end + end + 3'd7: begin + if (main_ethernetsoc_sdram_choose_cmd_request[0]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[1]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[2]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[3]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[4]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[5]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_cmd_request[6]) begin + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd6; + end + end + end + end + end + end + end + end + endcase + end + if (main_ethernetsoc_sdram_choose_req_ce) begin + case (main_ethernetsoc_sdram_choose_req_grant) + 1'd0: begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end + end + end + end + end + end + end + end + 1'd1: begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end + end + end + end + end + end + end + end + 2'd2: begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end + end + end + end + end + end + end + end + 2'd3: begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end + end + end + end + end + end + end + end + 3'd4: begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end + end + end + end + end + end + end + end + 3'd5: begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end + end + end + end + end + end + end + end + 3'd6: begin + if (main_ethernetsoc_sdram_choose_req_request[7]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd7; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end + end + end + end + end + end + end + end + 3'd7: begin + if (main_ethernetsoc_sdram_choose_req_request[0]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd0; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[1]) begin + main_ethernetsoc_sdram_choose_req_grant <= 1'd1; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[2]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd2; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[3]) begin + main_ethernetsoc_sdram_choose_req_grant <= 2'd3; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[4]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd4; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[5]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd5; + end else begin + if (main_ethernetsoc_sdram_choose_req_request[6]) begin + main_ethernetsoc_sdram_choose_req_grant <= 3'd6; + end + end + end + end + end + end + end + end + endcase + end + main_ethernetsoc_sdram_dfi_p0_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p0_bank <= builder_array_muxed0; + main_ethernetsoc_sdram_dfi_p0_address <= builder_array_muxed1; + main_ethernetsoc_sdram_dfi_p0_cas_n <= (~builder_array_muxed2); + main_ethernetsoc_sdram_dfi_p0_ras_n <= (~builder_array_muxed3); + main_ethernetsoc_sdram_dfi_p0_we_n <= (~builder_array_muxed4); + main_ethernetsoc_sdram_dfi_p0_rddata_en <= builder_array_muxed5; + main_ethernetsoc_sdram_dfi_p0_wrdata_en <= builder_array_muxed6; + main_ethernetsoc_sdram_dfi_p1_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p1_bank <= builder_array_muxed7; + main_ethernetsoc_sdram_dfi_p1_address <= builder_array_muxed8; + main_ethernetsoc_sdram_dfi_p1_cas_n <= (~builder_array_muxed9); + main_ethernetsoc_sdram_dfi_p1_ras_n <= (~builder_array_muxed10); + main_ethernetsoc_sdram_dfi_p1_we_n <= (~builder_array_muxed11); + main_ethernetsoc_sdram_dfi_p1_rddata_en <= builder_array_muxed12; + main_ethernetsoc_sdram_dfi_p1_wrdata_en <= builder_array_muxed13; + main_ethernetsoc_sdram_dfi_p2_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p2_bank <= builder_array_muxed14; + main_ethernetsoc_sdram_dfi_p2_address <= builder_array_muxed15; + main_ethernetsoc_sdram_dfi_p2_cas_n <= (~builder_array_muxed16); + main_ethernetsoc_sdram_dfi_p2_ras_n <= (~builder_array_muxed17); + main_ethernetsoc_sdram_dfi_p2_we_n <= (~builder_array_muxed18); + main_ethernetsoc_sdram_dfi_p2_rddata_en <= builder_array_muxed19; + main_ethernetsoc_sdram_dfi_p2_wrdata_en <= builder_array_muxed20; + main_ethernetsoc_sdram_dfi_p3_cs_n <= 1'd0; + main_ethernetsoc_sdram_dfi_p3_bank <= builder_array_muxed21; + main_ethernetsoc_sdram_dfi_p3_address <= builder_array_muxed22; + main_ethernetsoc_sdram_dfi_p3_cas_n <= (~builder_array_muxed23); + main_ethernetsoc_sdram_dfi_p3_ras_n <= (~builder_array_muxed24); + main_ethernetsoc_sdram_dfi_p3_we_n <= (~builder_array_muxed25); + main_ethernetsoc_sdram_dfi_p3_rddata_en <= builder_array_muxed26; + main_ethernetsoc_sdram_dfi_p3_wrdata_en <= builder_array_muxed27; + if (main_ethernetsoc_sdram_trrdcon_valid) begin + main_ethernetsoc_sdram_trrdcon_count <= 1'd1; + if (1'd0) begin + main_ethernetsoc_sdram_trrdcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_trrdcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_trrdcon_ready)) begin + main_ethernetsoc_sdram_trrdcon_count <= (main_ethernetsoc_sdram_trrdcon_count - 1'd1); + if ((main_ethernetsoc_sdram_trrdcon_count == 1'd1)) begin + main_ethernetsoc_sdram_trrdcon_ready <= 1'd1; + end + end + end + main_ethernetsoc_sdram_tfawcon_window <= {main_ethernetsoc_sdram_tfawcon_window, main_ethernetsoc_sdram_tfawcon_valid}; + if ((main_ethernetsoc_sdram_tfawcon_count < 3'd4)) begin + if ((main_ethernetsoc_sdram_tfawcon_count == 2'd3)) begin + main_ethernetsoc_sdram_tfawcon_ready <= (~main_ethernetsoc_sdram_tfawcon_valid); + end else begin + main_ethernetsoc_sdram_tfawcon_ready <= 1'd1; + end + end + if (main_ethernetsoc_sdram_tccdcon_valid) begin + main_ethernetsoc_sdram_tccdcon_count <= 1'd0; + if (1'd1) begin + main_ethernetsoc_sdram_tccdcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_tccdcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_tccdcon_ready)) begin + main_ethernetsoc_sdram_tccdcon_count <= (main_ethernetsoc_sdram_tccdcon_count - 1'd1); + if ((main_ethernetsoc_sdram_tccdcon_count == 1'd1)) begin + main_ethernetsoc_sdram_tccdcon_ready <= 1'd1; + end + end + end + if (main_ethernetsoc_sdram_twtrcon_valid) begin + main_ethernetsoc_sdram_twtrcon_count <= 3'd4; + if (1'd0) begin + main_ethernetsoc_sdram_twtrcon_ready <= 1'd1; + end else begin + main_ethernetsoc_sdram_twtrcon_ready <= 1'd0; + end + end else begin + if ((~main_ethernetsoc_sdram_twtrcon_ready)) begin + main_ethernetsoc_sdram_twtrcon_count <= (main_ethernetsoc_sdram_twtrcon_count - 1'd1); + if ((main_ethernetsoc_sdram_twtrcon_count == 1'd1)) begin + main_ethernetsoc_sdram_twtrcon_ready <= 1'd1; + end + end + end + builder_multiplexer_state <= builder_multiplexer_next_state; + if (((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_rdata_valid)) begin + builder_rbank <= 1'd0; + end + if (((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_wdata_ready)) begin + builder_wbank <= 1'd0; + end + if (((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_rdata_valid)) begin + builder_rbank <= 1'd1; + end + if (((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_wdata_ready)) begin + builder_wbank <= 1'd1; + end + if (((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_rdata_valid)) begin + builder_rbank <= 2'd2; + end + if (((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_wdata_ready)) begin + builder_wbank <= 2'd2; + end + if (((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_rdata_valid)) begin + builder_rbank <= 2'd3; + end + if (((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_wdata_ready)) begin + builder_wbank <= 2'd3; + end + if (((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_rdata_valid)) begin + builder_rbank <= 3'd4; + end + if (((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_wdata_ready)) begin + builder_wbank <= 3'd4; + end + if (((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_rdata_valid)) begin + builder_rbank <= 3'd5; + end + if (((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_wdata_ready)) begin + builder_wbank <= 3'd5; + end + if (((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_rdata_valid)) begin + builder_rbank <= 3'd6; + end + if (((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_wdata_ready)) begin + builder_wbank <= 3'd6; + end + if (((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_rdata_valid)) begin + builder_rbank <= 3'd7; + end + if (((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_wdata_ready)) begin + builder_wbank <= 3'd7; + end + builder_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_wdata_ready)); + builder_new_master_wdata_ready1 <= builder_new_master_wdata_ready0; + builder_new_master_wdata_ready2 <= builder_new_master_wdata_ready1; + builder_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd0) & main_ethernetsoc_sdram_interface_bank7_rdata_valid)); + builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0; + builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1; + builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2; + builder_new_master_rdata_valid4 <= builder_new_master_rdata_valid3; + builder_new_master_rdata_valid5 <= builder_new_master_rdata_valid4; + builder_new_master_rdata_valid6 <= builder_new_master_rdata_valid5; + builder_new_master_rdata_valid7 <= builder_new_master_rdata_valid6; + builder_new_master_rdata_valid8 <= builder_new_master_rdata_valid7; + builder_new_master_rdata_valid9 <= builder_new_master_rdata_valid8; + main_ethernetsoc_adr_offset_r <= main_ethernetsoc_interface0_wb_sdram_adr[1:0]; + builder_fullmemorywe_state <= builder_fullmemorywe_next_state; + builder_litedramwishbone2native_state <= builder_litedramwishbone2native_next_state; + if (main_ethphy_counter_ce) begin + main_ethphy_counter <= (main_ethphy_counter + 1'd1); + end + if (main_ps_preamble_error_o) begin + main_preamble_errors_status <= (main_preamble_errors_status + 1'd1); + end + if (main_ps_crc_error_o) begin + main_crc_errors_status <= (main_crc_errors_status + 1'd1); + end + main_ps_preamble_error_toggle_o_r <= main_ps_preamble_error_toggle_o; + main_ps_crc_error_toggle_o_r <= main_ps_crc_error_toggle_o; + main_tx_cdc_graycounter0_q_binary <= main_tx_cdc_graycounter0_q_next_binary; + main_tx_cdc_graycounter0_q <= main_tx_cdc_graycounter0_q_next; + main_rx_cdc_graycounter1_q_binary <= main_rx_cdc_graycounter1_q_next_binary; + main_rx_cdc_graycounter1_q <= main_rx_cdc_graycounter1_q_next; + if (main_writer_counter_reset) begin + main_writer_counter <= 1'd0; + end else begin + if (main_writer_counter_ce) begin + main_writer_counter <= (main_writer_counter + main_writer_inc); + end + end + if (main_writer_slot_ce) begin + main_writer_slot <= (main_writer_slot + 1'd1); + end + if (((main_writer_fifo_syncfifo_we & main_writer_fifo_syncfifo_writable) & (~main_writer_fifo_replace))) begin + main_writer_fifo_produce <= (main_writer_fifo_produce + 1'd1); + end + if (main_writer_fifo_do_read) begin + main_writer_fifo_consume <= (main_writer_fifo_consume + 1'd1); + end + if (((main_writer_fifo_syncfifo_we & main_writer_fifo_syncfifo_writable) & (~main_writer_fifo_replace))) begin + if ((~main_writer_fifo_do_read)) begin + main_writer_fifo_level <= (main_writer_fifo_level + 1'd1); + end + end else begin + if (main_writer_fifo_do_read) begin + main_writer_fifo_level <= (main_writer_fifo_level - 1'd1); + end + end + builder_liteethmacsramwriter_state <= builder_liteethmacsramwriter_next_state; + if (main_writer_errors_status_next_value_ce) begin + main_writer_errors_status <= main_writer_errors_status_next_value; + end + if (main_reader_counter_reset) begin + main_reader_counter <= 1'd0; + end else begin + if (main_reader_counter_ce) begin + main_reader_counter <= (main_reader_counter + 3'd4); + end + end + main_reader_last_d <= main_reader_last; + if (main_reader_done_clear) begin + main_reader_done_pending <= 1'd0; + end + if (main_reader_done_trigger) begin + main_reader_done_pending <= 1'd1; + end + if (((main_reader_fifo_syncfifo_we & main_reader_fifo_syncfifo_writable) & (~main_reader_fifo_replace))) begin + main_reader_fifo_produce <= (main_reader_fifo_produce + 1'd1); + end + if (main_reader_fifo_do_read) begin + main_reader_fifo_consume <= (main_reader_fifo_consume + 1'd1); + end + if (((main_reader_fifo_syncfifo_we & main_reader_fifo_syncfifo_writable) & (~main_reader_fifo_replace))) begin + if ((~main_reader_fifo_do_read)) begin + main_reader_fifo_level <= (main_reader_fifo_level + 1'd1); + end + end else begin + if (main_reader_fifo_do_read) begin + main_reader_fifo_level <= (main_reader_fifo_level - 1'd1); + end + end + builder_liteethmacsramreader_state <= builder_liteethmacsramreader_next_state; + main_sram0_bus_ack0 <= 1'd0; + if (((main_sram0_bus_cyc0 & main_sram0_bus_stb0) & (~main_sram0_bus_ack0))) begin + main_sram0_bus_ack0 <= 1'd1; + end + main_sram1_bus_ack0 <= 1'd0; + if (((main_sram1_bus_cyc0 & main_sram1_bus_stb0) & (~main_sram1_bus_ack0))) begin + main_sram1_bus_ack0 <= 1'd1; + end + main_sram0_bus_ack1 <= 1'd0; + if (((main_sram0_bus_cyc1 & main_sram0_bus_stb1) & (~main_sram0_bus_ack1))) begin + main_sram0_bus_ack1 <= 1'd1; + end + main_sram1_bus_ack1 <= 1'd0; + if (((main_sram1_bus_cyc1 & main_sram1_bus_stb1) & (~main_sram1_bus_ack1))) begin + main_sram1_bus_ack1 <= 1'd1; + end + main_slave_sel_r <= main_slave_sel; + case (builder_ethernetsoc_grant) + 1'd0: begin + if ((~builder_ethernetsoc_request[0])) begin + if (builder_ethernetsoc_request[1]) begin + builder_ethernetsoc_grant <= 1'd1; + end + end + end + 1'd1: begin + if ((~builder_ethernetsoc_request[1])) begin + if (builder_ethernetsoc_request[0]) begin + builder_ethernetsoc_grant <= 1'd0; + end + end + end + endcase + builder_ethernetsoc_slave_sel_r <= builder_ethernetsoc_slave_sel; + if (builder_ethernetsoc_wait) begin + if ((~builder_ethernetsoc_done)) begin + builder_ethernetsoc_count <= (builder_ethernetsoc_count - 1'd1); + end + end else begin + builder_ethernetsoc_count <= 20'd1000000; + end + builder_ethernetsoc_interface0_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank0_sel) begin + case (builder_ethernetsoc_interface0_bank_bus_adr[3:0]) + 1'd0: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= main_ethernetsoc_ctrl_reset_reset_w; + end + 1'd1: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch3_w; + end + 2'd2: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch2_w; + end + 2'd3: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch1_w; + end + 3'd4: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_scratch0_w; + end + 3'd5: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors3_w; + end + 3'd6: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors2_w; + end + 3'd7: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors1_w; + end + 4'd8: begin + builder_ethernetsoc_interface0_bank_bus_dat_r <= builder_ethernetsoc_csrbank0_bus_errors0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank0_scratch3_re) begin + main_ethernetsoc_ctrl_storage_full[31:24] <= builder_ethernetsoc_csrbank0_scratch3_r; + end + if (builder_ethernetsoc_csrbank0_scratch2_re) begin + main_ethernetsoc_ctrl_storage_full[23:16] <= builder_ethernetsoc_csrbank0_scratch2_r; + end + if (builder_ethernetsoc_csrbank0_scratch1_re) begin + main_ethernetsoc_ctrl_storage_full[15:8] <= builder_ethernetsoc_csrbank0_scratch1_r; + end + if (builder_ethernetsoc_csrbank0_scratch0_re) begin + main_ethernetsoc_ctrl_storage_full[7:0] <= builder_ethernetsoc_csrbank0_scratch0_r; + end + main_ethernetsoc_ctrl_re <= builder_ethernetsoc_csrbank0_scratch0_re; + builder_ethernetsoc_interface1_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank1_sel) begin + case (builder_ethernetsoc_interface1_bank_bus_adr[2:0]) + 1'd0: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= builder_ethernetsoc_csrbank1_half_sys8x_taps0_w; + end + 1'd1: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_cdly_rst_w; + end + 2'd2: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_cdly_inc_w; + end + 2'd3: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= builder_ethernetsoc_csrbank1_dly_sel0_w; + end + 3'd4: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_rst_w; + end + 3'd5: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_inc_w; + end + 3'd6: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_rst_w; + end + 3'd7: begin + builder_ethernetsoc_interface1_bank_bus_dat_r <= main_ethernetsoc_a7ddrphy_rdly_dq_bitslip_w; + end + endcase + end + if (builder_ethernetsoc_csrbank1_half_sys8x_taps0_re) begin + main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full[3:0] <= builder_ethernetsoc_csrbank1_half_sys8x_taps0_r; + end + main_ethernetsoc_a7ddrphy_half_sys8x_taps_re <= builder_ethernetsoc_csrbank1_half_sys8x_taps0_re; + if (builder_ethernetsoc_csrbank1_dly_sel0_re) begin + main_ethernetsoc_a7ddrphy_dly_sel_storage_full[1:0] <= builder_ethernetsoc_csrbank1_dly_sel0_r; + end + main_ethernetsoc_a7ddrphy_dly_sel_re <= builder_ethernetsoc_csrbank1_dly_sel0_re; + builder_ethernetsoc_interface2_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank2_sel) begin + case (builder_ethernetsoc_interface2_bank_bus_adr[4:0]) + 1'd0: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_slot_w; + end + 1'd1: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length3_w; + end + 2'd2: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length2_w; + end + 2'd3: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length1_w; + end + 3'd4: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_length0_w; + end + 3'd5: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors3_w; + end + 3'd6: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors2_w; + end + 3'd7: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors1_w; + end + 4'd8: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_errors0_w; + end + 4'd9: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_writer_status_w; + end + 4'd10: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_writer_pending_w; + end + 4'd11: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_w; + end + 4'd12: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_reader_start_w; + end + 4'd13: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_ready_w; + end + 4'd14: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_level_w; + end + 4'd15: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_slot0_w; + end + 5'd16: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_length1_w; + end + 5'd17: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_length0_w; + end + 5'd18: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_reader_eventmanager_status_w; + end + 5'd19: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= main_reader_eventmanager_pending_w; + end + 5'd20: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_w; + end + 5'd21: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_crc_w; + end + 5'd22: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors3_w; + end + 5'd23: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors2_w; + end + 5'd24: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors1_w; + end + 5'd25: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_preamble_errors0_w; + end + 5'd26: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors3_w; + end + 5'd27: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors2_w; + end + 5'd28: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors1_w; + end + 5'd29: begin + builder_ethernetsoc_interface2_bank_bus_dat_r <= builder_ethernetsoc_csrbank2_crc_errors0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re) begin + main_writer_storage_full <= builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_r; + end + main_writer_re <= builder_ethernetsoc_csrbank2_sram_writer_ev_enable0_re; + if (builder_ethernetsoc_csrbank2_sram_reader_slot0_re) begin + main_reader_slot_storage_full <= builder_ethernetsoc_csrbank2_sram_reader_slot0_r; + end + main_reader_slot_re <= builder_ethernetsoc_csrbank2_sram_reader_slot0_re; + if (builder_ethernetsoc_csrbank2_sram_reader_length1_re) begin + main_reader_length_storage_full[10:8] <= builder_ethernetsoc_csrbank2_sram_reader_length1_r; + end + if (builder_ethernetsoc_csrbank2_sram_reader_length0_re) begin + main_reader_length_storage_full[7:0] <= builder_ethernetsoc_csrbank2_sram_reader_length0_r; + end + main_reader_length_re <= builder_ethernetsoc_csrbank2_sram_reader_length0_re; + if (builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re) begin + main_reader_eventmanager_storage_full <= builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_r; + end + main_reader_eventmanager_re <= builder_ethernetsoc_csrbank2_sram_reader_ev_enable0_re; + builder_ethernetsoc_interface3_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank3_sel) begin + case (builder_ethernetsoc_interface3_bank_bus_adr[1:0]) + 1'd0: begin + builder_ethernetsoc_interface3_bank_bus_dat_r <= builder_ethernetsoc_csrbank3_crg_reset0_w; + end + 1'd1: begin + builder_ethernetsoc_interface3_bank_bus_dat_r <= builder_ethernetsoc_csrbank3_mdio_w0_w; + end + 2'd2: begin + builder_ethernetsoc_interface3_bank_bus_dat_r <= builder_ethernetsoc_csrbank3_mdio_r_w; + end + endcase + end + if (builder_ethernetsoc_csrbank3_crg_reset0_re) begin + main_ethphy_reset_storage_full <= builder_ethernetsoc_csrbank3_crg_reset0_r; + end + main_ethphy_reset_re <= builder_ethernetsoc_csrbank3_crg_reset0_re; + if (builder_ethernetsoc_csrbank3_mdio_w0_re) begin + main_ethphy_storage_full[2:0] <= builder_ethernetsoc_csrbank3_mdio_w0_r; + end + main_ethphy_re <= builder_ethernetsoc_csrbank3_mdio_w0_re; + builder_ethernetsoc_interface4_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank4_sel) begin + case (builder_ethernetsoc_interface4_bank_bus_adr[5:0]) + 1'd0: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_control0_w; + end + 1'd1: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_command0_w; + end + 2'd2: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector0_command_issue_w; + end + 2'd3: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_address1_w; + end + 3'd4: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_address0_w; + end + 3'd5: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_w; + end + 3'd6: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_w; + end + 3'd7: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_w; + end + 4'd8: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_w; + end + 4'd9: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_w; + end + 4'd10: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata3_w; + end + 4'd11: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata2_w; + end + 4'd12: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata1_w; + end + 4'd13: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi0_rddata0_w; + end + 4'd14: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_command0_w; + end + 4'd15: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector1_command_issue_w; + end + 5'd16: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_address1_w; + end + 5'd17: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_address0_w; + end + 5'd18: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_w; + end + 5'd19: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_w; + end + 5'd20: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_w; + end + 5'd21: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_w; + end + 5'd22: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_w; + end + 5'd23: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata3_w; + end + 5'd24: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata2_w; + end + 5'd25: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata1_w; + end + 5'd26: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi1_rddata0_w; + end + 5'd27: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_command0_w; + end + 5'd28: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector2_command_issue_w; + end + 5'd29: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_address1_w; + end + 5'd30: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_address0_w; + end + 5'd31: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_w; + end + 6'd32: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_w; + end + 6'd33: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_w; + end + 6'd34: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_w; + end + 6'd35: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_w; + end + 6'd36: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata3_w; + end + 6'd37: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata2_w; + end + 6'd38: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata1_w; + end + 6'd39: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi2_rddata0_w; + end + 6'd40: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_command0_w; + end + 6'd41: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= main_ethernetsoc_sdram_phaseinjector3_command_issue_w; + end + 6'd42: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_address1_w; + end + 6'd43: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_address0_w; + end + 6'd44: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_w; + end + 6'd45: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_w; + end + 6'd46: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_w; + end + 6'd47: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_w; + end + 6'd48: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_w; + end + 6'd49: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata3_w; + end + 6'd50: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata2_w; + end + 6'd51: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata1_w; + end + 6'd52: begin + builder_ethernetsoc_interface4_bank_bus_dat_r <= builder_ethernetsoc_csrbank4_dfii_pi3_rddata0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank4_dfii_control0_re) begin + main_ethernetsoc_sdram_storage_full[3:0] <= builder_ethernetsoc_csrbank4_dfii_control0_r; + end + main_ethernetsoc_sdram_re <= builder_ethernetsoc_csrbank4_dfii_control0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_command0_re) begin + main_ethernetsoc_sdram_phaseinjector0_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_command0_r; + end + main_ethernetsoc_sdram_phaseinjector0_command_re <= builder_ethernetsoc_csrbank4_dfii_pi0_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_address1_re) begin + main_ethernetsoc_sdram_phaseinjector0_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi0_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_address0_re) begin + main_ethernetsoc_sdram_phaseinjector0_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_address0_r; + end + main_ethernetsoc_sdram_phaseinjector0_address_re <= builder_ethernetsoc_csrbank4_dfii_pi0_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector0_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi0_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector0_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi0_wrdata0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_command0_re) begin + main_ethernetsoc_sdram_phaseinjector1_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_command0_r; + end + main_ethernetsoc_sdram_phaseinjector1_command_re <= builder_ethernetsoc_csrbank4_dfii_pi1_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_address1_re) begin + main_ethernetsoc_sdram_phaseinjector1_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi1_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_address0_re) begin + main_ethernetsoc_sdram_phaseinjector1_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_address0_r; + end + main_ethernetsoc_sdram_phaseinjector1_address_re <= builder_ethernetsoc_csrbank4_dfii_pi1_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector1_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi1_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector1_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi1_wrdata0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_command0_re) begin + main_ethernetsoc_sdram_phaseinjector2_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_command0_r; + end + main_ethernetsoc_sdram_phaseinjector2_command_re <= builder_ethernetsoc_csrbank4_dfii_pi2_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_address1_re) begin + main_ethernetsoc_sdram_phaseinjector2_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi2_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_address0_re) begin + main_ethernetsoc_sdram_phaseinjector2_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_address0_r; + end + main_ethernetsoc_sdram_phaseinjector2_address_re <= builder_ethernetsoc_csrbank4_dfii_pi2_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector2_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi2_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector2_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi2_wrdata0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_command0_re) begin + main_ethernetsoc_sdram_phaseinjector3_command_storage_full[5:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_command0_r; + end + main_ethernetsoc_sdram_phaseinjector3_command_re <= builder_ethernetsoc_csrbank4_dfii_pi3_command0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_address1_re) begin + main_ethernetsoc_sdram_phaseinjector3_address_storage_full[13:8] <= builder_ethernetsoc_csrbank4_dfii_pi3_address1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_address0_re) begin + main_ethernetsoc_sdram_phaseinjector3_address_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_address0_r; + end + main_ethernetsoc_sdram_phaseinjector3_address_re <= builder_ethernetsoc_csrbank4_dfii_pi3_address0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re) begin + main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full[2:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_r; + end + main_ethernetsoc_sdram_phaseinjector3_baddress_re <= builder_ethernetsoc_csrbank4_dfii_pi3_baddress0_re; + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[31:24] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata3_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[23:16] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata2_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[15:8] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata1_r; + end + if (builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re) begin + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full[7:0] <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_r; + end + main_ethernetsoc_sdram_phaseinjector3_wrdata_re <= builder_ethernetsoc_csrbank4_dfii_pi3_wrdata0_re; + builder_ethernetsoc_interface5_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank5_sel) begin + case (builder_ethernetsoc_interface5_bank_bus_adr[4:0]) + 1'd0: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load3_w; + end + 1'd1: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load2_w; + end + 2'd2: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load1_w; + end + 2'd3: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_load0_w; + end + 3'd4: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload3_w; + end + 3'd5: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload2_w; + end + 3'd6: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload1_w; + end + 3'd7: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_reload0_w; + end + 4'd8: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_en0_w; + end + 4'd9: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= main_ethernetsoc_timer0_update_value_w; + end + 4'd10: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value3_w; + end + 4'd11: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value2_w; + end + 4'd12: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value1_w; + end + 4'd13: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_value0_w; + end + 4'd14: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= main_ethernetsoc_timer0_eventmanager_status_w; + end + 4'd15: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= main_ethernetsoc_timer0_eventmanager_pending_w; + end + 5'd16: begin + builder_ethernetsoc_interface5_bank_bus_dat_r <= builder_ethernetsoc_csrbank5_ev_enable0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank5_load3_re) begin + main_ethernetsoc_timer0_load_storage_full[31:24] <= builder_ethernetsoc_csrbank5_load3_r; + end + if (builder_ethernetsoc_csrbank5_load2_re) begin + main_ethernetsoc_timer0_load_storage_full[23:16] <= builder_ethernetsoc_csrbank5_load2_r; + end + if (builder_ethernetsoc_csrbank5_load1_re) begin + main_ethernetsoc_timer0_load_storage_full[15:8] <= builder_ethernetsoc_csrbank5_load1_r; + end + if (builder_ethernetsoc_csrbank5_load0_re) begin + main_ethernetsoc_timer0_load_storage_full[7:0] <= builder_ethernetsoc_csrbank5_load0_r; + end + main_ethernetsoc_timer0_load_re <= builder_ethernetsoc_csrbank5_load0_re; + if (builder_ethernetsoc_csrbank5_reload3_re) begin + main_ethernetsoc_timer0_reload_storage_full[31:24] <= builder_ethernetsoc_csrbank5_reload3_r; + end + if (builder_ethernetsoc_csrbank5_reload2_re) begin + main_ethernetsoc_timer0_reload_storage_full[23:16] <= builder_ethernetsoc_csrbank5_reload2_r; + end + if (builder_ethernetsoc_csrbank5_reload1_re) begin + main_ethernetsoc_timer0_reload_storage_full[15:8] <= builder_ethernetsoc_csrbank5_reload1_r; + end + if (builder_ethernetsoc_csrbank5_reload0_re) begin + main_ethernetsoc_timer0_reload_storage_full[7:0] <= builder_ethernetsoc_csrbank5_reload0_r; + end + main_ethernetsoc_timer0_reload_re <= builder_ethernetsoc_csrbank5_reload0_re; + if (builder_ethernetsoc_csrbank5_en0_re) begin + main_ethernetsoc_timer0_en_storage_full <= builder_ethernetsoc_csrbank5_en0_r; + end + main_ethernetsoc_timer0_en_re <= builder_ethernetsoc_csrbank5_en0_re; + if (builder_ethernetsoc_csrbank5_ev_enable0_re) begin + main_ethernetsoc_timer0_eventmanager_storage_full <= builder_ethernetsoc_csrbank5_ev_enable0_r; + end + main_ethernetsoc_timer0_eventmanager_re <= builder_ethernetsoc_csrbank5_ev_enable0_re; + builder_ethernetsoc_interface6_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank6_sel) begin + case (builder_ethernetsoc_interface6_bank_bus_adr[2:0]) + 1'd0: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= main_ethernetsoc_uart_rxtx_w; + end + 1'd1: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= builder_ethernetsoc_csrbank6_txfull_w; + end + 2'd2: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= builder_ethernetsoc_csrbank6_rxempty_w; + end + 2'd3: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= main_ethernetsoc_uart_eventmanager_status_w; + end + 3'd4: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= main_ethernetsoc_uart_eventmanager_pending_w; + end + 3'd5: begin + builder_ethernetsoc_interface6_bank_bus_dat_r <= builder_ethernetsoc_csrbank6_ev_enable0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank6_ev_enable0_re) begin + main_ethernetsoc_uart_eventmanager_storage_full[1:0] <= builder_ethernetsoc_csrbank6_ev_enable0_r; + end + main_ethernetsoc_uart_eventmanager_re <= builder_ethernetsoc_csrbank6_ev_enable0_re; + builder_ethernetsoc_interface7_bank_bus_dat_r <= 1'd0; + if (builder_ethernetsoc_csrbank7_sel) begin + case (builder_ethernetsoc_interface7_bank_bus_adr[1:0]) + 1'd0: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word3_w; + end + 1'd1: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word2_w; + end + 2'd2: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word1_w; + end + 2'd3: begin + builder_ethernetsoc_interface7_bank_bus_dat_r <= builder_ethernetsoc_csrbank7_tuning_word0_w; + end + endcase + end + if (builder_ethernetsoc_csrbank7_tuning_word3_re) begin + main_ethernetsoc_uart_phy_storage_full[31:24] <= builder_ethernetsoc_csrbank7_tuning_word3_r; + end + if (builder_ethernetsoc_csrbank7_tuning_word2_re) begin + main_ethernetsoc_uart_phy_storage_full[23:16] <= builder_ethernetsoc_csrbank7_tuning_word2_r; + end + if (builder_ethernetsoc_csrbank7_tuning_word1_re) begin + main_ethernetsoc_uart_phy_storage_full[15:8] <= builder_ethernetsoc_csrbank7_tuning_word1_r; + end + if (builder_ethernetsoc_csrbank7_tuning_word0_re) begin + main_ethernetsoc_uart_phy_storage_full[7:0] <= builder_ethernetsoc_csrbank7_tuning_word0_r; + end + main_ethernetsoc_uart_phy_re <= builder_ethernetsoc_csrbank7_tuning_word0_re; + if (sys_rst) begin + main_ethernetsoc_ctrl_storage_full <= 32'd305419896; + main_ethernetsoc_ctrl_re <= 1'd0; + main_ethernetsoc_ctrl_bus_errors <= 32'd0; + main_ethernetsoc_rom_bus_ack <= 1'd0; + main_ethernetsoc_sram_bus_ack <= 1'd0; + main_ethernetsoc_interface_adr <= 14'd0; + main_ethernetsoc_interface_we <= 1'd0; + main_ethernetsoc_interface_dat_w <= 8'd0; + main_ethernetsoc_bus_wishbone_dat_r <= 32'd0; + main_ethernetsoc_bus_wishbone_ack <= 1'd0; + main_ethernetsoc_counter <= 2'd0; + serial_tx <= 1'd1; + main_ethernetsoc_uart_phy_storage_full <= 32'd4947802; + main_ethernetsoc_uart_phy_re <= 1'd0; + main_ethernetsoc_uart_phy_sink_ready <= 1'd0; + main_ethernetsoc_uart_phy_uart_clk_txen <= 1'd0; + main_ethernetsoc_uart_phy_phase_accumulator_tx <= 32'd0; + main_ethernetsoc_uart_phy_tx_reg <= 8'd0; + main_ethernetsoc_uart_phy_tx_bitcount <= 4'd0; + main_ethernetsoc_uart_phy_tx_busy <= 1'd0; + main_ethernetsoc_uart_phy_source_valid <= 1'd0; + main_ethernetsoc_uart_phy_source_payload_data <= 8'd0; + main_ethernetsoc_uart_phy_uart_clk_rxen <= 1'd0; + main_ethernetsoc_uart_phy_phase_accumulator_rx <= 32'd0; + main_ethernetsoc_uart_phy_rx_r <= 1'd0; + main_ethernetsoc_uart_phy_rx_reg <= 8'd0; + main_ethernetsoc_uart_phy_rx_bitcount <= 4'd0; + main_ethernetsoc_uart_phy_rx_busy <= 1'd0; + main_ethernetsoc_uart_tx_pending <= 1'd0; + main_ethernetsoc_uart_tx_old_trigger <= 1'd0; + main_ethernetsoc_uart_rx_pending <= 1'd0; + main_ethernetsoc_uart_rx_old_trigger <= 1'd0; + main_ethernetsoc_uart_eventmanager_storage_full <= 2'd0; + main_ethernetsoc_uart_eventmanager_re <= 1'd0; + main_ethernetsoc_uart_tx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_tx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_tx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_tx_fifo_consume <= 4'd0; + main_ethernetsoc_uart_rx_fifo_readable <= 1'd0; + main_ethernetsoc_uart_rx_fifo_level0 <= 5'd0; + main_ethernetsoc_uart_rx_fifo_produce <= 4'd0; + main_ethernetsoc_uart_rx_fifo_consume <= 4'd0; + main_ethernetsoc_timer0_load_storage_full <= 32'd0; + main_ethernetsoc_timer0_load_re <= 1'd0; + main_ethernetsoc_timer0_reload_storage_full <= 32'd0; + main_ethernetsoc_timer0_reload_re <= 1'd0; + main_ethernetsoc_timer0_en_storage_full <= 1'd0; + main_ethernetsoc_timer0_en_re <= 1'd0; + main_ethernetsoc_timer0_value_status <= 32'd0; + main_ethernetsoc_timer0_zero_pending <= 1'd0; + main_ethernetsoc_timer0_zero_old_trigger <= 1'd0; + main_ethernetsoc_timer0_eventmanager_storage_full <= 1'd0; + main_ethernetsoc_timer0_eventmanager_re <= 1'd0; + main_ethernetsoc_timer0_value <= 32'd0; + main_ethernetsoc_a7ddrphy_half_sys8x_taps_storage_full <= 4'd8; + main_ethernetsoc_a7ddrphy_half_sys8x_taps_re <= 1'd0; + main_ethernetsoc_a7ddrphy_dly_sel_storage_full <= 2'd0; + main_ethernetsoc_a7ddrphy_dly_sel_re <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p0_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p1_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p2_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_dfi_p3_rddata_valid <= 1'd0; + main_ethernetsoc_a7ddrphy_oe_dqs <= 1'd0; + main_ethernetsoc_a7ddrphy_oe_dq <= 1'd0; + main_ethernetsoc_a7ddrphy_bitslip0_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip0_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip0_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip1_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip1_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip1_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip2_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip2_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip2_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip3_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip3_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip3_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip4_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip4_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip4_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip5_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip5_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip5_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip6_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip6_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip6_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip7_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip7_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip7_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip8_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip8_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip8_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip9_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip9_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip9_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip10_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip10_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip10_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip11_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip11_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip11_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip12_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip12_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip12_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip13_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip13_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip13_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip14_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip14_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip14_r <= 16'd0; + main_ethernetsoc_a7ddrphy_bitslip15_o <= 8'd0; + main_ethernetsoc_a7ddrphy_bitslip15_value <= 3'd0; + main_ethernetsoc_a7ddrphy_bitslip15_r <= 16'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en0 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en1 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en2 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en3 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en4 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en5 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en6 <= 1'd0; + main_ethernetsoc_a7ddrphy_n_rddata_en7 <= 1'd0; + main_ethernetsoc_a7ddrphy_last_wrdata_en <= 4'd0; + main_ethernetsoc_sdram_storage_full <= 4'd0; + main_ethernetsoc_sdram_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector0_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector0_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector0_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector0_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector0_status <= 32'd0; + main_ethernetsoc_sdram_phaseinjector1_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector1_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector1_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector1_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector1_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector1_status <= 32'd0; + main_ethernetsoc_sdram_phaseinjector2_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector2_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector2_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector2_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector2_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector2_status <= 32'd0; + main_ethernetsoc_sdram_phaseinjector3_command_storage_full <= 6'd0; + main_ethernetsoc_sdram_phaseinjector3_command_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_address_storage_full <= 14'd0; + main_ethernetsoc_sdram_phaseinjector3_address_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_baddress_storage_full <= 3'd0; + main_ethernetsoc_sdram_phaseinjector3_baddress_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_wrdata_storage_full <= 32'd0; + main_ethernetsoc_sdram_phaseinjector3_wrdata_re <= 1'd0; + main_ethernetsoc_sdram_phaseinjector3_status <= 32'd0; + main_ethernetsoc_sdram_dfi_p0_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p0_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p0_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p0_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p0_rddata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p1_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p1_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p1_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p1_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p1_rddata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p2_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p2_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p2_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p2_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p2_rddata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p3_address <= 14'd0; + main_ethernetsoc_sdram_dfi_p3_bank <= 3'd0; + main_ethernetsoc_sdram_dfi_p3_cas_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_cs_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_ras_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_we_n <= 1'd1; + main_ethernetsoc_sdram_dfi_p3_wrdata_en <= 1'd0; + main_ethernetsoc_sdram_dfi_p3_rddata_en <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_a <= 14'd0; + main_ethernetsoc_sdram_cmd_payload_ba <= 3'd0; + main_ethernetsoc_sdram_cmd_payload_cas <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_ras <= 1'd0; + main_ethernetsoc_sdram_cmd_payload_we <= 1'd0; + main_ethernetsoc_sdram_timer_count <= 10'd782; + main_ethernetsoc_sdram_generator_done <= 1'd0; + main_ethernetsoc_sdram_generator_counter <= 6'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine0_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine0_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine0_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine0_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine1_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine1_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine1_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine1_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine2_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine2_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine2_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine2_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine3_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine3_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine3_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine3_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine4_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine4_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine4_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine4_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine5_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine5_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine5_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine5_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine6_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine6_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine6_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine6_trascon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= 4'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= 21'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_valid_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_first_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_cmd_buffer_last_n <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_row <= 14'd0; + main_ethernetsoc_sdram_bankmachine7_row_opened <= 1'd0; + main_ethernetsoc_sdram_bankmachine7_twtpcon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_twtpcon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_trccon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_trccon_count <= 3'd0; + main_ethernetsoc_sdram_bankmachine7_trascon_ready <= 1'd1; + main_ethernetsoc_sdram_bankmachine7_trascon_count <= 3'd0; + main_ethernetsoc_sdram_choose_cmd_grant <= 3'd0; + main_ethernetsoc_sdram_choose_req_grant <= 3'd0; + main_ethernetsoc_sdram_trrdcon_ready <= 1'd1; + main_ethernetsoc_sdram_trrdcon_count <= 1'd0; + main_ethernetsoc_sdram_tfawcon_ready <= 1'd1; + main_ethernetsoc_sdram_tfawcon_window <= 5'd0; + main_ethernetsoc_sdram_tccdcon_ready <= 1'd1; + main_ethernetsoc_sdram_tccdcon_count <= 1'd0; + main_ethernetsoc_sdram_twtrcon_ready <= 1'd1; + main_ethernetsoc_sdram_twtrcon_count <= 3'd0; + main_ethernetsoc_sdram_time0 <= 5'd0; + main_ethernetsoc_sdram_time1 <= 4'd0; + main_ethernetsoc_adr_offset_r <= 2'd0; + main_ethphy_reset_storage_full <= 1'd0; + main_ethphy_reset_re <= 1'd0; + main_ethphy_counter <= 9'd0; + main_ethphy_storage_full <= 3'd0; + main_ethphy_re <= 1'd0; + main_preamble_errors_status <= 32'd0; + main_crc_errors_status <= 32'd0; + main_tx_cdc_graycounter0_q <= 7'd0; + main_tx_cdc_graycounter0_q_binary <= 7'd0; + main_rx_cdc_graycounter1_q <= 7'd0; + main_rx_cdc_graycounter1_q_binary <= 7'd0; + main_writer_errors_status <= 32'd0; + main_writer_storage_full <= 1'd0; + main_writer_re <= 1'd0; + main_writer_counter <= 32'd0; + main_writer_slot <= 1'd0; + main_writer_fifo_level <= 2'd0; + main_writer_fifo_produce <= 1'd0; + main_writer_fifo_consume <= 1'd0; + main_reader_slot_storage_full <= 1'd0; + main_reader_slot_re <= 1'd0; + main_reader_length_storage_full <= 11'd0; + main_reader_length_re <= 1'd0; + main_reader_done_pending <= 1'd0; + main_reader_eventmanager_storage_full <= 1'd0; + main_reader_eventmanager_re <= 1'd0; + main_reader_fifo_level <= 2'd0; + main_reader_fifo_produce <= 1'd0; + main_reader_fifo_consume <= 1'd0; + main_reader_counter <= 11'd0; + main_reader_last_d <= 1'd0; + main_sram0_bus_ack0 <= 1'd0; + main_sram1_bus_ack0 <= 1'd0; + main_sram0_bus_ack1 <= 1'd0; + main_sram1_bus_ack1 <= 1'd0; + main_slave_sel_r <= 4'd0; + builder_refresher_state <= 2'd0; + builder_bankmachine0_state <= 4'd0; + builder_bankmachine1_state <= 4'd0; + builder_bankmachine2_state <= 4'd0; + builder_bankmachine3_state <= 4'd0; + builder_bankmachine4_state <= 4'd0; + builder_bankmachine5_state <= 4'd0; + builder_bankmachine6_state <= 4'd0; + builder_bankmachine7_state <= 4'd0; + builder_multiplexer_state <= 4'd0; + builder_rbank <= 3'd0; + builder_wbank <= 3'd0; + builder_new_master_wdata_ready0 <= 1'd0; + builder_new_master_wdata_ready1 <= 1'd0; + builder_new_master_wdata_ready2 <= 1'd0; + builder_new_master_rdata_valid0 <= 1'd0; + builder_new_master_rdata_valid1 <= 1'd0; + builder_new_master_rdata_valid2 <= 1'd0; + builder_new_master_rdata_valid3 <= 1'd0; + builder_new_master_rdata_valid4 <= 1'd0; + builder_new_master_rdata_valid5 <= 1'd0; + builder_new_master_rdata_valid6 <= 1'd0; + builder_new_master_rdata_valid7 <= 1'd0; + builder_new_master_rdata_valid8 <= 1'd0; + builder_new_master_rdata_valid9 <= 1'd0; + builder_fullmemorywe_state <= 3'd0; + builder_litedramwishbone2native_state <= 2'd0; + builder_liteethmacsramwriter_state <= 3'd0; + builder_liteethmacsramreader_state <= 2'd0; + builder_ethernetsoc_grant <= 1'd0; + builder_ethernetsoc_slave_sel_r <= 5'd0; + builder_ethernetsoc_count <= 20'd1000000; + builder_ethernetsoc_interface0_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface1_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface2_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface3_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface4_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface5_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface6_bank_bus_dat_r <= 8'd0; + builder_ethernetsoc_interface7_bank_bus_dat_r <= 8'd0; + end + builder_xilinxmultiregimpl0_regs0 <= serial_rx; + builder_xilinxmultiregimpl0_regs1 <= builder_xilinxmultiregimpl0_regs0; + builder_xilinxmultiregimpl1_regs0 <= main_ethphy_data_r; + builder_xilinxmultiregimpl1_regs1 <= builder_xilinxmultiregimpl1_regs0; + builder_xilinxmultiregimpl2_regs0 <= main_ps_preamble_error_toggle_i; + builder_xilinxmultiregimpl2_regs1 <= builder_xilinxmultiregimpl2_regs0; + builder_xilinxmultiregimpl3_regs0 <= main_ps_crc_error_toggle_i; + builder_xilinxmultiregimpl3_regs1 <= builder_xilinxmultiregimpl3_regs0; + builder_xilinxmultiregimpl5_regs0 <= main_tx_cdc_graycounter1_q; + builder_xilinxmultiregimpl5_regs1 <= builder_xilinxmultiregimpl5_regs0; + builder_xilinxmultiregimpl6_regs0 <= main_rx_cdc_graycounter0_q; + builder_xilinxmultiregimpl6_regs1 <= builder_xilinxmultiregimpl6_regs0; +end + +reg [31:0] mem[0:8191]; +reg [12:0] memadr; +always @(posedge sys_clk) begin + memadr <= main_ethernetsoc_rom_adr; +end + +assign main_ethernetsoc_rom_dat_r = mem[memadr]; + +initial begin + $readmemh("mem.init", mem); +end + +reg [31:0] mem_1[0:8191]; +reg [12:0] memadr_1; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sram_we[0]) + mem_1[main_ethernetsoc_sram_adr][7:0] <= main_ethernetsoc_sram_dat_w[7:0]; + if (main_ethernetsoc_sram_we[1]) + mem_1[main_ethernetsoc_sram_adr][15:8] <= main_ethernetsoc_sram_dat_w[15:8]; + if (main_ethernetsoc_sram_we[2]) + mem_1[main_ethernetsoc_sram_adr][23:16] <= main_ethernetsoc_sram_dat_w[23:16]; + if (main_ethernetsoc_sram_we[3]) + mem_1[main_ethernetsoc_sram_adr][31:24] <= main_ethernetsoc_sram_dat_w[31:24]; + memadr_1 <= main_ethernetsoc_sram_adr; +end + +assign main_ethernetsoc_sram_dat_r = mem_1[memadr_1]; + +initial begin + $readmemh("mem_1.init", mem_1); +end + +reg [9:0] storage[0:15]; +reg [9:0] memdat; +reg [9:0] memdat_1; +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_tx_fifo_wrport_we) + storage[main_ethernetsoc_uart_tx_fifo_wrport_adr] <= main_ethernetsoc_uart_tx_fifo_wrport_dat_w; + memdat <= storage[main_ethernetsoc_uart_tx_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_tx_fifo_rdport_re) + memdat_1 <= storage[main_ethernetsoc_uart_tx_fifo_rdport_adr]; +end + +assign main_ethernetsoc_uart_tx_fifo_wrport_dat_r = memdat; +assign main_ethernetsoc_uart_tx_fifo_rdport_dat_r = memdat_1; + +reg [9:0] storage_1[0:15]; +reg [9:0] memdat_2; +reg [9:0] memdat_3; +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_rx_fifo_wrport_we) + storage_1[main_ethernetsoc_uart_rx_fifo_wrport_adr] <= main_ethernetsoc_uart_rx_fifo_wrport_dat_w; + memdat_2 <= storage_1[main_ethernetsoc_uart_rx_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin + if (main_ethernetsoc_uart_rx_fifo_rdport_re) + memdat_3 <= storage_1[main_ethernetsoc_uart_rx_fifo_rdport_adr]; +end + +assign main_ethernetsoc_uart_rx_fifo_wrport_dat_r = memdat_2; +assign main_ethernetsoc_uart_rx_fifo_rdport_dat_r = memdat_3; + +BUFG BUFG( + .I(main_ethernetsoc_clkout0), + .O(main_ethernetsoc_clkout_buf0) +); + +BUFG BUFG_1( + .I(main_ethernetsoc_clkout1), + .O(main_ethernetsoc_clkout_buf1) +); + +BUFG BUFG_2( + .I(main_ethernetsoc_clkout2), + .O(main_ethernetsoc_clkout_buf2) +); + +BUFG BUFG_3( + .I(main_ethernetsoc_clkout3), + .O(main_ethernetsoc_clkout_buf3) +); + +BUFG BUFG_4( + .I(main_ethernetsoc_clkout4), + .O(main_ethernetsoc_clkout_buf4) +); + +IDELAYCTRL IDELAYCTRL( + .REFCLK(clk200_clk), + .RST(main_ethernetsoc_ic_reset) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(1'd0), + .D2(1'd1), + .D3(1'd0), + .D4(1'd1), + .D5(1'd0), + .D6(1'd1), + .D7(1'd0), + .D8(1'd1), + .OCE(1'd1), + .RST(sys_rst), + .OQ(main_ethernetsoc_a7ddrphy_sd_clk_se_nodelay) +); + +OBUFDS OBUFDS( + .I(main_ethernetsoc_a7ddrphy_sd_clk_se_nodelay), + .O(ddram_clk_p), + .OB(ddram_clk_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_1 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[0]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[0]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[0]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[0]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_2 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[1]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[1]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[1]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[1]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_3 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[2]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[2]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[2]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[2]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[2]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[2]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[2]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[2]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[2]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_4 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[3]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[3]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[3]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[3]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[3]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[3]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[3]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[3]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[3]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_5 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[4]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[4]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[4]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[4]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[4]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[4]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[4]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[4]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[4]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_6 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[5]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[5]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[5]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[5]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[5]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[5]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[5]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[5]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[5]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_7 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[6]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[6]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[6]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[6]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[6]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[6]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[6]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[6]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[6]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_8 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[7]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[7]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[7]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[7]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[7]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[7]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[7]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[7]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[7]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_9 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[8]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[8]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[8]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[8]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[8]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[8]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[8]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[8]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[8]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_10 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[9]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[9]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[9]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[9]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[9]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[9]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[9]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[9]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[9]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_11 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[10]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[10]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[10]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[10]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[10]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[10]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[10]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[10]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[10]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_12 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[11]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[11]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[11]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[11]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[11]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[11]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[11]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[11]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[11]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_13 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[12]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[12]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[12]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[12]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[12]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[12]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[12]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[12]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[12]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_14 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_address[13]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_address[13]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_address[13]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_address[13]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_address[13]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_address[13]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_address[13]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_address[13]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_a[13]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_15 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_bank[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_bank[0]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_bank[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_bank[0]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_bank[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_bank[0]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_bank[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_bank[0]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ba[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_16 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_bank[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_bank[1]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_bank[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_bank[1]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_bank[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_bank[1]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_bank[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_bank[1]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ba[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_17 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_bank[2]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_bank[2]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_bank[2]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_bank[2]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_bank[2]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_bank[2]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_bank[2]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_bank[2]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ba[2]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_18 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_ras_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_ras_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_ras_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_ras_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_ras_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_ras_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_ras_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_ras_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_ras_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_19 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_cas_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_cas_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_cas_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_cas_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_cas_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_cas_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_cas_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_cas_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_cas_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_20 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_we_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_we_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_we_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_we_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_we_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_we_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_we_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_we_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_we_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_21 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_cke), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_cke), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_cke), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_cke), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_cke), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_cke), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_cke), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_cke), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_cke) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_22 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_odt), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_odt), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_odt), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_odt), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_odt), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_odt), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_odt), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_odt), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_odt) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_23 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_reset_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_reset_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_reset_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_reset_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_reset_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_reset_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_reset_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_reset_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_reset_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_24 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_cs_n), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_cs_n), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_cs_n), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_cs_n), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_cs_n), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_cs_n), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_cs_n), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_cs_n), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_cs_n) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_25 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[2]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[2]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[2]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[2]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_dm[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_26 ( + .CLK(sys4x_dqs_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[0]), + .D2(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[1]), + .D3(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[2]), + .D4(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[3]), + .D5(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[4]), + .D6(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[5]), + .D7(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[6]), + .D8(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[7]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dqs)), + .TCE(1'd1), + .OFB(main_ethernetsoc_a7ddrphy0), + .OQ(main_ethernetsoc_a7ddrphy_dqs_nodelay0), + .TQ(main_ethernetsoc_a7ddrphy_dqs_t0) +); + +OBUFTDS OBUFTDS( + .I(main_ethernetsoc_a7ddrphy_dqs_nodelay0), + .T(main_ethernetsoc_a7ddrphy_dqs_t0), + .O(ddram_dqs_p[0]), + .OB(ddram_dqs_n[0]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_27 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata_mask[3]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata_mask[3]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata_mask[3]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata_mask[3]), + .OCE(1'd1), + .RST(sys_rst), + .OQ(ddram_dm[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_28 ( + .CLK(sys4x_dqs_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[0]), + .D2(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[1]), + .D3(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[2]), + .D4(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[3]), + .D5(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[4]), + .D6(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[5]), + .D7(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[6]), + .D8(main_ethernetsoc_a7ddrphy_dqs_serdes_pattern[7]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dqs)), + .TCE(1'd1), + .OFB(main_ethernetsoc_a7ddrphy1), + .OQ(main_ethernetsoc_a7ddrphy_dqs_nodelay1), + .TQ(main_ethernetsoc_a7ddrphy_dqs_t1) +); + +OBUFTDS OBUFTDS_1( + .I(main_ethernetsoc_a7ddrphy_dqs_nodelay1), + .T(main_ethernetsoc_a7ddrphy_dqs_t1), + .O(ddram_dqs_p[1]), + .OB(ddram_dqs_n[1]) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_29 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[0]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[16]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[0]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[16]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[0]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[16]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[0]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[16]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay0), + .TQ(main_ethernetsoc_a7ddrphy_dq_t0) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed0), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data0[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data0[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data0[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data0[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data0[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data0[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data0[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data0[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay0), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed0) +); + +IOBUF IOBUF( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay0), + .T(main_ethernetsoc_a7ddrphy_dq_t0), + .IO(ddram_dq[0]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay0) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_30 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[1]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[17]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[1]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[17]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[1]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[17]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[1]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[17]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay1), + .TQ(main_ethernetsoc_a7ddrphy_dq_t1) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_1 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed1), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data1[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data1[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data1[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data1[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data1[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data1[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data1[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data1[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_1 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay1), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed1) +); + +IOBUF IOBUF_1( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay1), + .T(main_ethernetsoc_a7ddrphy_dq_t1), + .IO(ddram_dq[1]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay1) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_31 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[2]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[18]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[2]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[18]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[2]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[18]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[2]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[18]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay2), + .TQ(main_ethernetsoc_a7ddrphy_dq_t2) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_2 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed2), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data2[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data2[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data2[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data2[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data2[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data2[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data2[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data2[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_2 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay2), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed2) +); + +IOBUF IOBUF_2( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay2), + .T(main_ethernetsoc_a7ddrphy_dq_t2), + .IO(ddram_dq[2]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay2) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_32 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[3]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[19]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[3]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[19]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[3]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[19]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[3]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[19]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay3), + .TQ(main_ethernetsoc_a7ddrphy_dq_t3) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_3 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed3), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data3[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data3[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data3[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data3[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data3[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data3[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data3[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data3[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_3 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay3), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed3) +); + +IOBUF IOBUF_3( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay3), + .T(main_ethernetsoc_a7ddrphy_dq_t3), + .IO(ddram_dq[3]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay3) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_33 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[4]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[20]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[4]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[20]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[4]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[20]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[4]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[20]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay4), + .TQ(main_ethernetsoc_a7ddrphy_dq_t4) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_4 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed4), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data4[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data4[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data4[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data4[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data4[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data4[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data4[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data4[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_4 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay4), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed4) +); + +IOBUF IOBUF_4( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay4), + .T(main_ethernetsoc_a7ddrphy_dq_t4), + .IO(ddram_dq[4]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay4) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_34 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[5]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[21]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[5]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[21]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[5]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[21]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[5]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[21]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay5), + .TQ(main_ethernetsoc_a7ddrphy_dq_t5) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_5 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed5), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data5[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data5[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data5[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data5[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data5[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data5[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data5[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data5[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_5 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay5), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed5) +); + +IOBUF IOBUF_5( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay5), + .T(main_ethernetsoc_a7ddrphy_dq_t5), + .IO(ddram_dq[5]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay5) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_35 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[6]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[22]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[6]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[22]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[6]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[22]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[6]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[22]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay6), + .TQ(main_ethernetsoc_a7ddrphy_dq_t6) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_6 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed6), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data6[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data6[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data6[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data6[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data6[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data6[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data6[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data6[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_6 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay6), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed6) +); + +IOBUF IOBUF_6( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay6), + .T(main_ethernetsoc_a7ddrphy_dq_t6), + .IO(ddram_dq[6]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay6) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_36 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[7]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[23]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[7]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[23]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[7]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[23]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[7]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[23]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay7), + .TQ(main_ethernetsoc_a7ddrphy_dq_t7) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_7 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed7), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data7[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data7[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data7[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data7[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data7[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data7[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data7[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data7[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_7 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay7), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[0] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed7) +); + +IOBUF IOBUF_7( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay7), + .T(main_ethernetsoc_a7ddrphy_dq_t7), + .IO(ddram_dq[7]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay7) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_37 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[8]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[24]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[8]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[24]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[8]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[24]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[8]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[24]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay8), + .TQ(main_ethernetsoc_a7ddrphy_dq_t8) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_8 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed8), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data8[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data8[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data8[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data8[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data8[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data8[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data8[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data8[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_8 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay8), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed8) +); + +IOBUF IOBUF_8( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay8), + .T(main_ethernetsoc_a7ddrphy_dq_t8), + .IO(ddram_dq[8]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay8) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_38 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[9]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[25]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[9]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[25]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[9]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[25]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[9]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[25]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay9), + .TQ(main_ethernetsoc_a7ddrphy_dq_t9) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_9 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed9), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data9[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data9[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data9[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data9[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data9[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data9[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data9[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data9[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_9 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay9), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed9) +); + +IOBUF IOBUF_9( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay9), + .T(main_ethernetsoc_a7ddrphy_dq_t9), + .IO(ddram_dq[9]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay9) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_39 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[10]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[26]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[10]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[26]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[10]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[26]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[10]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[26]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay10), + .TQ(main_ethernetsoc_a7ddrphy_dq_t10) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_10 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed10), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data10[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data10[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data10[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data10[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data10[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data10[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data10[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data10[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_10 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay10), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed10) +); + +IOBUF IOBUF_10( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay10), + .T(main_ethernetsoc_a7ddrphy_dq_t10), + .IO(ddram_dq[10]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay10) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_40 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[11]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[27]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[11]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[27]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[11]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[27]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[11]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[27]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay11), + .TQ(main_ethernetsoc_a7ddrphy_dq_t11) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_11 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed11), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data11[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data11[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data11[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data11[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data11[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data11[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data11[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data11[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_11 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay11), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed11) +); + +IOBUF IOBUF_11( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay11), + .T(main_ethernetsoc_a7ddrphy_dq_t11), + .IO(ddram_dq[11]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay11) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_41 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[12]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[28]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[12]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[28]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[12]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[28]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[12]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[28]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay12), + .TQ(main_ethernetsoc_a7ddrphy_dq_t12) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_12 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed12), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data12[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data12[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data12[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data12[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data12[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data12[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data12[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data12[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_12 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay12), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed12) +); + +IOBUF IOBUF_12( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay12), + .T(main_ethernetsoc_a7ddrphy_dq_t12), + .IO(ddram_dq[12]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay12) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_42 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[13]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[29]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[13]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[29]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[13]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[29]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[13]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[29]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay13), + .TQ(main_ethernetsoc_a7ddrphy_dq_t13) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_13 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed13), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data13[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data13[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data13[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data13[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data13[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data13[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data13[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data13[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_13 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay13), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed13) +); + +IOBUF IOBUF_13( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay13), + .T(main_ethernetsoc_a7ddrphy_dq_t13), + .IO(ddram_dq[13]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay13) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_43 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[14]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[30]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[14]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[30]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[14]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[30]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[14]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[30]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay14), + .TQ(main_ethernetsoc_a7ddrphy_dq_t14) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_14 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed14), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data14[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data14[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data14[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data14[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data14[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data14[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data14[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data14[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_14 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay14), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed14) +); + +IOBUF IOBUF_14( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay14), + .T(main_ethernetsoc_a7ddrphy_dq_t14), + .IO(ddram_dq[14]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay14) +); + +OSERDESE2 #( + .DATA_RATE_OQ("DDR"), + .DATA_RATE_TQ("BUF"), + .DATA_WIDTH(4'd8), + .SERDES_MODE("MASTER"), + .TRISTATE_WIDTH(1'd1) +) OSERDESE2_44 ( + .CLK(sys4x_clk), + .CLKDIV(sys_clk), + .D1(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[15]), + .D2(main_ethernetsoc_a7ddrphy_dfi_p0_wrdata[31]), + .D3(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[15]), + .D4(main_ethernetsoc_a7ddrphy_dfi_p1_wrdata[31]), + .D5(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[15]), + .D6(main_ethernetsoc_a7ddrphy_dfi_p2_wrdata[31]), + .D7(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[15]), + .D8(main_ethernetsoc_a7ddrphy_dfi_p3_wrdata[31]), + .OCE(1'd1), + .RST(sys_rst), + .T1((~main_ethernetsoc_a7ddrphy_oe_dq)), + .TCE(1'd1), + .OQ(main_ethernetsoc_a7ddrphy_dq_o_nodelay15), + .TQ(main_ethernetsoc_a7ddrphy_dq_t15) +); + +ISERDESE2 #( + .DATA_RATE("DDR"), + .DATA_WIDTH(4'd8), + .INTERFACE_TYPE("NETWORKING"), + .IOBDELAY("IFD"), + .NUM_CE(1'd1), + .SERDES_MODE("MASTER") +) ISERDESE2_15 ( + .BITSLIP(1'd0), + .CE1(1'd1), + .CLK(sys4x_clk), + .CLKB((~sys4x_clk)), + .CLKDIV(sys_clk), + .DDLY(main_ethernetsoc_a7ddrphy_dq_i_delayed15), + .RST(sys_rst), + .Q1(main_ethernetsoc_a7ddrphy_dq_i_data15[7]), + .Q2(main_ethernetsoc_a7ddrphy_dq_i_data15[6]), + .Q3(main_ethernetsoc_a7ddrphy_dq_i_data15[5]), + .Q4(main_ethernetsoc_a7ddrphy_dq_i_data15[4]), + .Q5(main_ethernetsoc_a7ddrphy_dq_i_data15[3]), + .Q6(main_ethernetsoc_a7ddrphy_dq_i_data15[2]), + .Q7(main_ethernetsoc_a7ddrphy_dq_i_data15[1]), + .Q8(main_ethernetsoc_a7ddrphy_dq_i_data15[0]) +); + +IDELAYE2 #( + .CINVCTRL_SEL("FALSE"), + .DELAY_SRC("IDATAIN"), + .HIGH_PERFORMANCE_MODE("TRUE"), + .IDELAY_TYPE("VARIABLE"), + .IDELAY_VALUE(1'd0), + .PIPE_SEL("FALSE"), + .REFCLK_FREQUENCY(200.0), + .SIGNAL_PATTERN("DATA") +) IDELAYE2_15 ( + .C(sys_clk), + .CE((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_inc_re)), + .IDATAIN(main_ethernetsoc_a7ddrphy_dq_i_nodelay15), + .INC(1'd1), + .LD((main_ethernetsoc_a7ddrphy_dly_sel_storage[1] & main_ethernetsoc_a7ddrphy_rdly_dq_rst_re)), + .LDPIPEEN(1'd0), + .DATAOUT(main_ethernetsoc_a7ddrphy_dq_i_delayed15) +); + +IOBUF IOBUF_15( + .I(main_ethernetsoc_a7ddrphy_dq_o_nodelay15), + .T(main_ethernetsoc_a7ddrphy_dq_t15), + .IO(ddram_dq[15]), + .O(main_ethernetsoc_a7ddrphy_dq_i_nodelay15) +); + +reg [23:0] storage_2[0:7]; +reg [23:0] memdat_4; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we) + storage_2[main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w; + memdat_4 <= storage_2[main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_4; +assign main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[main_ethernetsoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_3[0:7]; +reg [23:0] memdat_5; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we) + storage_3[main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w; + memdat_5 <= storage_3[main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_5; +assign main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[main_ethernetsoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_4[0:7]; +reg [23:0] memdat_6; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we) + storage_4[main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w; + memdat_6 <= storage_4[main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_6; +assign main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[main_ethernetsoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_5[0:7]; +reg [23:0] memdat_7; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we) + storage_5[main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w; + memdat_7 <= storage_5[main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_7; +assign main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[main_ethernetsoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_6[0:7]; +reg [23:0] memdat_8; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we) + storage_6[main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w; + memdat_8 <= storage_6[main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_8; +assign main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[main_ethernetsoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_7[0:7]; +reg [23:0] memdat_9; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we) + storage_7[main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w; + memdat_9 <= storage_7[main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_9; +assign main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[main_ethernetsoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_8[0:7]; +reg [23:0] memdat_10; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we) + storage_8[main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w; + memdat_10 <= storage_8[main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_10; +assign main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[main_ethernetsoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] storage_9[0:7]; +reg [23:0] memdat_11; +always @(posedge sys_clk) begin + if (main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we) + storage_9[main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w; + memdat_11 <= storage_9[main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_11; +assign main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[main_ethernetsoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr]; + +reg [23:0] tag_mem[0:511]; +reg [8:0] memadr_2; +always @(posedge sys_clk) begin + if (main_ethernetsoc_tag_port_we) + tag_mem[main_ethernetsoc_tag_port_adr] <= main_ethernetsoc_tag_port_dat_w; + memadr_2 <= main_ethernetsoc_tag_port_adr; +end + +assign main_ethernetsoc_tag_port_dat_r = tag_mem[memadr_2]; + +assign eth_mdio = main_ethphy_data_oe ? main_ethphy_data_w : 1'bz; +assign main_ethphy_data_r = eth_mdio; + +reg [11:0] storage_10[0:4]; +reg [11:0] memdat_12; +always @(posedge eth_rx_clk) begin + if (main_crc32_checker_syncfifo_wrport_we) + storage_10[main_crc32_checker_syncfifo_wrport_adr] <= main_crc32_checker_syncfifo_wrport_dat_w; + memdat_12 <= storage_10[main_crc32_checker_syncfifo_wrport_adr]; +end + +always @(posedge eth_rx_clk) begin +end + +assign main_crc32_checker_syncfifo_wrport_dat_r = memdat_12; +assign main_crc32_checker_syncfifo_rdport_dat_r = storage_10[main_crc32_checker_syncfifo_rdport_adr]; + +reg [41:0] storage_11[0:63]; +reg [5:0] memadr_3; +reg [5:0] memadr_4; +always @(posedge sys_clk) begin + if (main_tx_cdc_wrport_we) + storage_11[main_tx_cdc_wrport_adr] <= main_tx_cdc_wrport_dat_w; + memadr_3 <= main_tx_cdc_wrport_adr; +end + +always @(posedge eth_tx_clk) begin + memadr_4 <= main_tx_cdc_rdport_adr; +end + +assign main_tx_cdc_wrport_dat_r = storage_11[memadr_3]; +assign main_tx_cdc_rdport_dat_r = storage_11[memadr_4]; + +reg [41:0] storage_12[0:63]; +reg [5:0] memadr_5; +reg [5:0] memadr_6; +always @(posedge eth_rx_clk) begin + if (main_rx_cdc_wrport_we) + storage_12[main_rx_cdc_wrport_adr] <= main_rx_cdc_wrport_dat_w; + memadr_5 <= main_rx_cdc_wrport_adr; +end + +always @(posedge sys_clk) begin + memadr_6 <= main_rx_cdc_rdport_adr; +end + +assign main_rx_cdc_wrport_dat_r = storage_12[memadr_5]; +assign main_rx_cdc_rdport_dat_r = storage_12[memadr_6]; + +reg [34:0] storage_13[0:1]; +reg [34:0] memdat_13; +always @(posedge sys_clk) begin + if (main_writer_fifo_wrport_we) + storage_13[main_writer_fifo_wrport_adr] <= main_writer_fifo_wrport_dat_w; + memdat_13 <= storage_13[main_writer_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_writer_fifo_wrport_dat_r = memdat_13; +assign main_writer_fifo_rdport_dat_r = storage_13[main_writer_fifo_rdport_adr]; + +reg [31:0] mem_2[0:381]; +reg [8:0] memadr_7; +reg [8:0] memadr_8; +always @(posedge sys_clk) begin + if (main_writer_memory0_we) + mem_2[main_writer_memory0_adr] <= main_writer_memory0_dat_w; + memadr_7 <= main_writer_memory0_adr; +end + +always @(posedge sys_clk) begin + memadr_8 <= main_sram0_adr0; +end + +assign main_writer_memory0_dat_r = mem_2[memadr_7]; +assign main_sram0_dat_r0 = mem_2[memadr_8]; + +reg [31:0] mem_3[0:381]; +reg [8:0] memadr_9; +reg [8:0] memadr_10; +always @(posedge sys_clk) begin + if (main_writer_memory1_we) + mem_3[main_writer_memory1_adr] <= main_writer_memory1_dat_w; + memadr_9 <= main_writer_memory1_adr; +end + +always @(posedge sys_clk) begin + memadr_10 <= main_sram1_adr0; +end + +assign main_writer_memory1_dat_r = mem_3[memadr_9]; +assign main_sram1_dat_r0 = mem_3[memadr_10]; + +reg [13:0] storage_14[0:1]; +reg [13:0] memdat_14; +always @(posedge sys_clk) begin + if (main_reader_fifo_wrport_we) + storage_14[main_reader_fifo_wrport_adr] <= main_reader_fifo_wrport_dat_w; + memdat_14 <= storage_14[main_reader_fifo_wrport_adr]; +end + +always @(posedge sys_clk) begin +end + +assign main_reader_fifo_wrport_dat_r = memdat_14; +assign main_reader_fifo_rdport_dat_r = storage_14[main_reader_fifo_rdport_adr]; + +VexRiscv VexRiscv( + .clk(sys_clk), + .dBusWishbone_ACK(main_ethernetsoc_vexriscv_dbus_ack), + .dBusWishbone_DAT_MISO(main_ethernetsoc_vexriscv_dbus_dat_r), + .dBusWishbone_ERR(main_ethernetsoc_vexriscv_dbus_err), + .externalInterruptArray(main_ethernetsoc_vexriscv_interrupt), + .externalResetVector(1'd0), + .iBusWishbone_ACK(main_ethernetsoc_vexriscv_ibus_ack), + .iBusWishbone_DAT_MISO(main_ethernetsoc_vexriscv_ibus_dat_r), + .iBusWishbone_ERR(main_ethernetsoc_vexriscv_ibus_err), + .reset((sys_rst | main_ethernetsoc_vexriscv_reset)), + .softwareInterrupt(1'd0), + .timerInterrupt(1'd0), + .dBusWishbone_ADR(main_ethernetsoc_vexriscv_dbus_adr), + .dBusWishbone_BTE(main_ethernetsoc_vexriscv_dbus_bte), + .dBusWishbone_CTI(main_ethernetsoc_vexriscv_dbus_cti), + .dBusWishbone_CYC(main_ethernetsoc_vexriscv_dbus_cyc), + .dBusWishbone_DAT_MOSI(main_ethernetsoc_vexriscv_dbus_dat_w), + .dBusWishbone_SEL(main_ethernetsoc_vexriscv_dbus_sel), + .dBusWishbone_STB(main_ethernetsoc_vexriscv_dbus_stb), + .dBusWishbone_WE(main_ethernetsoc_vexriscv_dbus_we), + .iBusWishbone_ADR(main_ethernetsoc_vexriscv_ibus_adr), + .iBusWishbone_BTE(main_ethernetsoc_vexriscv_ibus_bte), + .iBusWishbone_CTI(main_ethernetsoc_vexriscv_ibus_cti), + .iBusWishbone_CYC(main_ethernetsoc_vexriscv_ibus_cyc), + .iBusWishbone_DAT_MOSI(main_ethernetsoc_vexriscv_ibus_dat_w), + .iBusWishbone_SEL(main_ethernetsoc_vexriscv_ibus_sel), + .iBusWishbone_STB(main_ethernetsoc_vexriscv_ibus_stb), + .iBusWishbone_WE(main_ethernetsoc_vexriscv_ibus_we) +); + +PLLE2_ADV #( + .CLKFBOUT_MULT(4'd8), + .CLKIN1_PERIOD(10.0), + .CLKOUT0_DIVIDE(4'd8), + .CLKOUT0_PHASE(1'd0), + .CLKOUT1_DIVIDE(2'd2), + .CLKOUT1_PHASE(1'd0), + .CLKOUT2_DIVIDE(2'd2), + .CLKOUT2_PHASE(7'd90), + .CLKOUT3_DIVIDE(3'd4), + .CLKOUT3_PHASE(1'd0), + .CLKOUT4_DIVIDE(6'd32), + .CLKOUT4_PHASE(1'd0), + .DIVCLK_DIVIDE(1'd1), + .REF_JITTER1(0.01), + .STARTUP_WAIT("FALSE") +) PLLE2_ADV ( + .CLKFBIN(builder_pll_fb), + .CLKIN1(main_ethernetsoc_clkin), + .CLKFBOUT(builder_pll_fb), + .CLKOUT0(main_ethernetsoc_clkout0), + .CLKOUT1(main_ethernetsoc_clkout1), + .CLKOUT2(main_ethernetsoc_clkout2), + .CLKOUT3(main_ethernetsoc_clkout3), + .CLKOUT4(main_ethernetsoc_clkout4), + .LOCKED(main_ethernetsoc_locked) +); + +reg [7:0] data_mem_grain0[0:511]; +reg [8:0] memadr_11; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[0]) + data_mem_grain0[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[7:0]; + memadr_11 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[7:0] = data_mem_grain0[memadr_11]; + +reg [7:0] data_mem_grain1[0:511]; +reg [8:0] memadr_12; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[1]) + data_mem_grain1[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[15:8]; + memadr_12 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[15:8] = data_mem_grain1[memadr_12]; + +reg [7:0] data_mem_grain2[0:511]; +reg [8:0] memadr_13; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[2]) + data_mem_grain2[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[23:16]; + memadr_13 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[23:16] = data_mem_grain2[memadr_13]; + +reg [7:0] data_mem_grain3[0:511]; +reg [8:0] memadr_14; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[3]) + data_mem_grain3[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[31:24]; + memadr_14 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[31:24] = data_mem_grain3[memadr_14]; + +reg [7:0] data_mem_grain4[0:511]; +reg [8:0] memadr_15; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[4]) + data_mem_grain4[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[39:32]; + memadr_15 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[39:32] = data_mem_grain4[memadr_15]; + +reg [7:0] data_mem_grain5[0:511]; +reg [8:0] memadr_16; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[5]) + data_mem_grain5[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[47:40]; + memadr_16 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[47:40] = data_mem_grain5[memadr_16]; + +reg [7:0] data_mem_grain6[0:511]; +reg [8:0] memadr_17; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[6]) + data_mem_grain6[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[55:48]; + memadr_17 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[55:48] = data_mem_grain6[memadr_17]; + +reg [7:0] data_mem_grain7[0:511]; +reg [8:0] memadr_18; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[7]) + data_mem_grain7[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[63:56]; + memadr_18 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[63:56] = data_mem_grain7[memadr_18]; + +reg [7:0] data_mem_grain8[0:511]; +reg [8:0] memadr_19; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[8]) + data_mem_grain8[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[71:64]; + memadr_19 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[71:64] = data_mem_grain8[memadr_19]; + +reg [7:0] data_mem_grain9[0:511]; +reg [8:0] memadr_20; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[9]) + data_mem_grain9[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[79:72]; + memadr_20 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[79:72] = data_mem_grain9[memadr_20]; + +reg [7:0] data_mem_grain10[0:511]; +reg [8:0] memadr_21; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[10]) + data_mem_grain10[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[87:80]; + memadr_21 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[87:80] = data_mem_grain10[memadr_21]; + +reg [7:0] data_mem_grain11[0:511]; +reg [8:0] memadr_22; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[11]) + data_mem_grain11[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[95:88]; + memadr_22 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[95:88] = data_mem_grain11[memadr_22]; + +reg [7:0] data_mem_grain12[0:511]; +reg [8:0] memadr_23; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[12]) + data_mem_grain12[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[103:96]; + memadr_23 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[103:96] = data_mem_grain12[memadr_23]; + +reg [7:0] data_mem_grain13[0:511]; +reg [8:0] memadr_24; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[13]) + data_mem_grain13[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[111:104]; + memadr_24 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[111:104] = data_mem_grain13[memadr_24]; + +reg [7:0] data_mem_grain14[0:511]; +reg [8:0] memadr_25; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[14]) + data_mem_grain14[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[119:112]; + memadr_25 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[119:112] = data_mem_grain14[memadr_25]; + +reg [7:0] data_mem_grain15[0:511]; +reg [8:0] memadr_26; +always @(posedge sys_clk) begin + if (main_ethernetsoc_data_port_we[15]) + data_mem_grain15[main_ethernetsoc_data_port_adr] <= main_ethernetsoc_data_port_dat_w[127:120]; + memadr_26 <= main_ethernetsoc_data_port_adr; +end + +assign main_ethernetsoc_data_port_dat_r[127:120] = data_mem_grain15[memadr_26]; + +reg [7:0] mem_grain0[0:381]; +reg [8:0] memadr_27; +reg [8:0] memadr_28; +always @(posedge sys_clk) begin + memadr_27 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[0]) + mem_grain0[main_sram0_adr1] <= main_sram0_dat_w[7:0]; + memadr_28 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[7:0] = mem_grain0[memadr_27]; +assign main_sram0_dat_r1[7:0] = mem_grain0[memadr_28]; + +reg [7:0] mem_grain1[0:381]; +reg [8:0] memadr_29; +reg [8:0] memadr_30; +always @(posedge sys_clk) begin + memadr_29 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[1]) + mem_grain1[main_sram0_adr1] <= main_sram0_dat_w[15:8]; + memadr_30 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[15:8] = mem_grain1[memadr_29]; +assign main_sram0_dat_r1[15:8] = mem_grain1[memadr_30]; + +reg [7:0] mem_grain2[0:381]; +reg [8:0] memadr_31; +reg [8:0] memadr_32; +always @(posedge sys_clk) begin + memadr_31 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[2]) + mem_grain2[main_sram0_adr1] <= main_sram0_dat_w[23:16]; + memadr_32 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[23:16] = mem_grain2[memadr_31]; +assign main_sram0_dat_r1[23:16] = mem_grain2[memadr_32]; + +reg [7:0] mem_grain3[0:381]; +reg [8:0] memadr_33; +reg [8:0] memadr_34; +always @(posedge sys_clk) begin + memadr_33 <= main_reader_memory0_adr; +end + +always @(posedge sys_clk) begin + if (main_sram0_we[3]) + mem_grain3[main_sram0_adr1] <= main_sram0_dat_w[31:24]; + memadr_34 <= main_sram0_adr1; +end + +assign main_reader_memory0_dat_r[31:24] = mem_grain3[memadr_33]; +assign main_sram0_dat_r1[31:24] = mem_grain3[memadr_34]; + +reg [7:0] mem_grain0_1[0:381]; +reg [8:0] memadr_35; +reg [8:0] memadr_36; +always @(posedge sys_clk) begin + memadr_35 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[0]) + mem_grain0_1[main_sram1_adr1] <= main_sram1_dat_w[7:0]; + memadr_36 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[7:0] = mem_grain0_1[memadr_35]; +assign main_sram1_dat_r1[7:0] = mem_grain0_1[memadr_36]; + +reg [7:0] mem_grain1_1[0:381]; +reg [8:0] memadr_37; +reg [8:0] memadr_38; +always @(posedge sys_clk) begin + memadr_37 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[1]) + mem_grain1_1[main_sram1_adr1] <= main_sram1_dat_w[15:8]; + memadr_38 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[15:8] = mem_grain1_1[memadr_37]; +assign main_sram1_dat_r1[15:8] = mem_grain1_1[memadr_38]; + +reg [7:0] mem_grain2_1[0:381]; +reg [8:0] memadr_39; +reg [8:0] memadr_40; +always @(posedge sys_clk) begin + memadr_39 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[2]) + mem_grain2_1[main_sram1_adr1] <= main_sram1_dat_w[23:16]; + memadr_40 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[23:16] = mem_grain2_1[memadr_39]; +assign main_sram1_dat_r1[23:16] = mem_grain2_1[memadr_40]; + +reg [7:0] mem_grain3_1[0:381]; +reg [8:0] memadr_41; +reg [8:0] memadr_42; +always @(posedge sys_clk) begin + memadr_41 <= main_reader_memory1_adr; +end + +always @(posedge sys_clk) begin + if (main_sram1_we[3]) + mem_grain3_1[main_sram1_adr1] <= main_sram1_dat_w[31:24]; + memadr_42 <= main_sram1_adr1; +end + +assign main_reader_memory1_dat_r[31:24] = mem_grain3_1[memadr_41]; +assign main_sram1_dat_r1[31:24] = mem_grain3_1[memadr_42]; + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE ( + .C(sys_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl0), + .Q(builder_xilinxasyncresetsynchronizerimpl0_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_1 ( + .C(sys_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl0_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl0), + .Q(sys_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_2 ( + .C(sys4x_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl1), + .Q(builder_xilinxasyncresetsynchronizerimpl1_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_3 ( + .C(sys4x_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl1_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl1), + .Q(builder_xilinxasyncresetsynchronizerimpl1_expr) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_4 ( + .C(sys4x_dqs_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl2), + .Q(builder_xilinxasyncresetsynchronizerimpl2_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_5 ( + .C(sys4x_dqs_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl2_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl2), + .Q(builder_xilinxasyncresetsynchronizerimpl2_expr) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_6 ( + .C(clk200_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl3), + .Q(builder_xilinxasyncresetsynchronizerimpl3_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_7 ( + .C(clk200_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl3_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl3), + .Q(clk200_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_8 ( + .C(eth_clk), + .CE(1'd1), + .D(1'd0), + .PRE(builder_xilinxasyncresetsynchronizerimpl4), + .Q(builder_xilinxasyncresetsynchronizerimpl4_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_9 ( + .C(eth_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl4_rst_meta), + .PRE(builder_xilinxasyncresetsynchronizerimpl4), + .Q(eth_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_10 ( + .C(eth_tx_clk), + .CE(1'd1), + .D(1'd0), + .PRE(main_ethphy_reset0), + .Q(builder_xilinxasyncresetsynchronizerimpl5_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_11 ( + .C(eth_tx_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl5_rst_meta), + .PRE(main_ethphy_reset0), + .Q(eth_tx_rst) +); + +(* ars_ff1 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_12 ( + .C(eth_rx_clk), + .CE(1'd1), + .D(1'd0), + .PRE(main_ethphy_reset0), + .Q(builder_xilinxasyncresetsynchronizerimpl6_rst_meta) +); + +(* ars_ff2 = "true", async_reg = "true" *) FDPE #( + .INIT(1'd1) +) FDPE_13 ( + .C(eth_rx_clk), + .CE(1'd1), + .D(builder_xilinxasyncresetsynchronizerimpl6_rst_meta), + .PRE(main_ethphy_reset0), + .Q(eth_rx_rst) +); + +endmodule diff --git a/minitests/litex/src.yosys/top.xdc b/minitests/litex/src.yosys/top.xdc new file mode 100644 index 00000000..88b4268d --- /dev/null +++ b/minitests/litex/src.yosys/top.xdc @@ -0,0 +1,297 @@ + ## serial:0.tx +set_property LOC D10 [get_ports serial_tx] +set_property IOSTANDARD LVCMOS33 [get_ports serial_tx] + ## serial:0.rx +set_property LOC A9 [get_ports serial_rx] +set_property IOSTANDARD LVCMOS33 [get_ports serial_rx] + ## cpu_reset:0 +set_property LOC C2 [get_ports cpu_reset] +set_property IOSTANDARD LVCMOS33 [get_ports cpu_reset] + ## clk100:0 +set_property LOC E3 [get_ports clk100] +set_property IOSTANDARD LVCMOS33 [get_ports clk100] + ## eth_ref_clk:0 +set_property LOC G18 [get_ports eth_ref_clk] +set_property IOSTANDARD LVCMOS33 [get_ports eth_ref_clk] + ## ddram:0.a +set_property LOC R2 [get_ports ddram_a[0]] +set_property SLEW FAST [get_ports ddram_a[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[0]] + ## ddram:0.a +set_property LOC M6 [get_ports ddram_a[1]] +set_property SLEW FAST [get_ports ddram_a[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[1]] + ## ddram:0.a +set_property LOC N4 [get_ports ddram_a[2]] +set_property SLEW FAST [get_ports ddram_a[2]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[2]] + ## ddram:0.a +set_property LOC T1 [get_ports ddram_a[3]] +set_property SLEW FAST [get_ports ddram_a[3]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[3]] + ## ddram:0.a +set_property LOC N6 [get_ports ddram_a[4]] +set_property SLEW FAST [get_ports ddram_a[4]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[4]] + ## ddram:0.a +set_property LOC R7 [get_ports ddram_a[5]] +set_property SLEW FAST [get_ports ddram_a[5]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[5]] + ## ddram:0.a +set_property LOC V6 [get_ports ddram_a[6]] +set_property SLEW FAST [get_ports ddram_a[6]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[6]] + ## ddram:0.a +set_property LOC U7 [get_ports ddram_a[7]] +set_property SLEW FAST [get_ports ddram_a[7]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[7]] + ## ddram:0.a +set_property LOC R8 [get_ports ddram_a[8]] +set_property SLEW FAST [get_ports ddram_a[8]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[8]] + ## ddram:0.a +set_property LOC V7 [get_ports ddram_a[9]] +set_property SLEW FAST [get_ports ddram_a[9]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[9]] + ## ddram:0.a +set_property LOC R6 [get_ports ddram_a[10]] +set_property SLEW FAST [get_ports ddram_a[10]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[10]] + ## ddram:0.a +set_property LOC U6 [get_ports ddram_a[11]] +set_property SLEW FAST [get_ports ddram_a[11]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[11]] + ## ddram:0.a +set_property LOC T6 [get_ports ddram_a[12]] +set_property SLEW FAST [get_ports ddram_a[12]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[12]] + ## ddram:0.a +set_property LOC T8 [get_ports ddram_a[13]] +set_property SLEW FAST [get_ports ddram_a[13]] +set_property IOSTANDARD SSTL135 [get_ports ddram_a[13]] + ## ddram:0.ba +set_property LOC R1 [get_ports ddram_ba[0]] +set_property SLEW FAST [get_ports ddram_ba[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_ba[0]] + ## ddram:0.ba +set_property LOC P4 [get_ports ddram_ba[1]] +set_property SLEW FAST [get_ports ddram_ba[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_ba[1]] + ## ddram:0.ba +set_property LOC P2 [get_ports ddram_ba[2]] +set_property SLEW FAST [get_ports ddram_ba[2]] +set_property IOSTANDARD SSTL135 [get_ports ddram_ba[2]] + ## ddram:0.ras_n +set_property LOC P3 [get_ports ddram_ras_n] +set_property SLEW FAST [get_ports ddram_ras_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_ras_n] + ## ddram:0.cas_n +set_property LOC M4 [get_ports ddram_cas_n] +set_property SLEW FAST [get_ports ddram_cas_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_cas_n] + ## ddram:0.we_n +set_property LOC P5 [get_ports ddram_we_n] +set_property SLEW FAST [get_ports ddram_we_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_we_n] + ## ddram:0.cs_n +set_property LOC U8 [get_ports ddram_cs_n] +set_property SLEW FAST [get_ports ddram_cs_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_cs_n] + ## ddram:0.dm +set_property LOC L1 [get_ports ddram_dm[0]] +set_property SLEW FAST [get_ports ddram_dm[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dm[0]] + ## ddram:0.dm +set_property LOC U1 [get_ports ddram_dm[1]] +set_property SLEW FAST [get_ports ddram_dm[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dm[1]] + ## ddram:0.dq +set_property LOC K5 [get_ports ddram_dq[0]] +set_property SLEW FAST [get_ports ddram_dq[0]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[0]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[0]] + ## ddram:0.dq +set_property LOC L3 [get_ports ddram_dq[1]] +set_property SLEW FAST [get_ports ddram_dq[1]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[1]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[1]] + ## ddram:0.dq +set_property LOC K3 [get_ports ddram_dq[2]] +set_property SLEW FAST [get_ports ddram_dq[2]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[2]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[2]] + ## ddram:0.dq +set_property LOC L6 [get_ports ddram_dq[3]] +set_property SLEW FAST [get_ports ddram_dq[3]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[3]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[3]] + ## ddram:0.dq +set_property LOC M3 [get_ports ddram_dq[4]] +set_property SLEW FAST [get_ports ddram_dq[4]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[4]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[4]] + ## ddram:0.dq +set_property LOC M1 [get_ports ddram_dq[5]] +set_property SLEW FAST [get_ports ddram_dq[5]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[5]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[5]] + ## ddram:0.dq +set_property LOC L4 [get_ports ddram_dq[6]] +set_property SLEW FAST [get_ports ddram_dq[6]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[6]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[6]] + ## ddram:0.dq +set_property LOC M2 [get_ports ddram_dq[7]] +set_property SLEW FAST [get_ports ddram_dq[7]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[7]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[7]] + ## ddram:0.dq +set_property LOC V4 [get_ports ddram_dq[8]] +set_property SLEW FAST [get_ports ddram_dq[8]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[8]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[8]] + ## ddram:0.dq +set_property LOC T5 [get_ports ddram_dq[9]] +set_property SLEW FAST [get_ports ddram_dq[9]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[9]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[9]] + ## ddram:0.dq +set_property LOC U4 [get_ports ddram_dq[10]] +set_property SLEW FAST [get_ports ddram_dq[10]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[10]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[10]] + ## ddram:0.dq +set_property LOC V5 [get_ports ddram_dq[11]] +set_property SLEW FAST [get_ports ddram_dq[11]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[11]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[11]] + ## ddram:0.dq +set_property LOC V1 [get_ports ddram_dq[12]] +set_property SLEW FAST [get_ports ddram_dq[12]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[12]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[12]] + ## ddram:0.dq +set_property LOC T3 [get_ports ddram_dq[13]] +set_property SLEW FAST [get_ports ddram_dq[13]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[13]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[13]] + ## ddram:0.dq +set_property LOC U3 [get_ports ddram_dq[14]] +set_property SLEW FAST [get_ports ddram_dq[14]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[14]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[14]] + ## ddram:0.dq +set_property LOC R3 [get_ports ddram_dq[15]] +set_property SLEW FAST [get_ports ddram_dq[15]] +set_property IOSTANDARD SSTL135 [get_ports ddram_dq[15]] +set_property IN_TERM UNTUNED_SPLIT_40 [get_ports ddram_dq[15]] + ## ddram:0.dqs_p +set_property LOC N2 [get_ports ddram_dqs_p[0]] +set_property SLEW FAST [get_ports ddram_dqs_p[0]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_p[0]] + ## ddram:0.dqs_p +set_property LOC U2 [get_ports ddram_dqs_p[1]] +set_property SLEW FAST [get_ports ddram_dqs_p[1]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_p[1]] + ## ddram:0.dqs_n +set_property LOC N1 [get_ports ddram_dqs_n[0]] +set_property SLEW FAST [get_ports ddram_dqs_n[0]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_n[0]] + ## ddram:0.dqs_n +set_property LOC V2 [get_ports ddram_dqs_n[1]] +set_property SLEW FAST [get_ports ddram_dqs_n[1]] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_dqs_n[1]] + ## ddram:0.clk_p +set_property LOC U9 [get_ports ddram_clk_p] +set_property SLEW FAST [get_ports ddram_clk_p] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_clk_p] + ## ddram:0.clk_n +set_property LOC V9 [get_ports ddram_clk_n] +set_property SLEW FAST [get_ports ddram_clk_n] +set_property IOSTANDARD DIFF_SSTL135 [get_ports ddram_clk_n] + ## ddram:0.cke +set_property LOC N5 [get_ports ddram_cke] +set_property SLEW FAST [get_ports ddram_cke] +set_property IOSTANDARD SSTL135 [get_ports ddram_cke] + ## ddram:0.odt +set_property LOC R5 [get_ports ddram_odt] +set_property SLEW FAST [get_ports ddram_odt] +set_property IOSTANDARD SSTL135 [get_ports ddram_odt] + ## ddram:0.reset_n +set_property LOC K6 [get_ports ddram_reset_n] +set_property SLEW FAST [get_ports ddram_reset_n] +set_property IOSTANDARD SSTL135 [get_ports ddram_reset_n] + ## eth_clocks:0.tx +set_property LOC H16 [get_ports eth_clocks_tx] +set_property IOSTANDARD LVCMOS33 [get_ports eth_clocks_tx] + ## eth_clocks:0.rx +set_property LOC F15 [get_ports eth_clocks_rx] +set_property IOSTANDARD LVCMOS33 [get_ports eth_clocks_rx] + ## eth:0.rst_n +set_property LOC C16 [get_ports eth_rst_n] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rst_n] + ## eth:0.mdio +set_property LOC K13 [get_ports eth_mdio] +set_property IOSTANDARD LVCMOS33 [get_ports eth_mdio] + ## eth:0.mdc +set_property LOC F16 [get_ports eth_mdc] +set_property IOSTANDARD LVCMOS33 [get_ports eth_mdc] + ## eth:0.rx_dv +set_property LOC G16 [get_ports eth_rx_dv] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_dv] + ## eth:0.rx_er +set_property LOC C17 [get_ports eth_rx_er] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_er] + ## eth:0.rx_data +set_property LOC D18 [get_ports eth_rx_data[0]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[0]] + ## eth:0.rx_data +set_property LOC E17 [get_ports eth_rx_data[1]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[1]] + ## eth:0.rx_data +set_property LOC E18 [get_ports eth_rx_data[2]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[2]] + ## eth:0.rx_data +set_property LOC G17 [get_ports eth_rx_data[3]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_rx_data[3]] + ## eth:0.tx_en +set_property LOC H15 [get_ports eth_tx_en] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_en] + ## eth:0.tx_data +set_property LOC H14 [get_ports eth_tx_data[0]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[0]] + ## eth:0.tx_data +set_property LOC J14 [get_ports eth_tx_data[1]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[1]] + ## eth:0.tx_data +set_property LOC J13 [get_ports eth_tx_data[2]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[2]] + ## eth:0.tx_data +set_property LOC H17 [get_ports eth_tx_data[3]] +set_property IOSTANDARD LVCMOS33 [get_ports eth_tx_data[3]] + ## eth:0.col +set_property LOC D17 [get_ports eth_col] +set_property IOSTANDARD LVCMOS33 [get_ports eth_col] + ## eth:0.crs +set_property LOC G14 [get_ports eth_crs] +set_property IOSTANDARD LVCMOS33 [get_ports eth_crs] + +set_property INTERNAL_VREF 0.675 [get_iobanks 34] + +create_clock -name clk100 -period 10.0 [get_nets clk100] + +create_clock -name eth_rx_clk -period 80.0 [get_nets eth_rx_clk] + +create_clock -name eth_tx_clk -period 80.0 [get_nets eth_tx_clk] + +set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -asynchronous + +set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous + +set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous + +set_false_path -quiet -to [get_nets -quiet -filter {mr_ff == TRUE}] + +set_false_path -quiet -to [get_pins -quiet -filter {REF_PIN_NAME == PRE} -of [get_cells -quiet -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]] + +set_max_delay 2 -quiet -from [get_pins -quiet -filter {REF_PIN_NAME == Q} -of [get_cells -quiet -filter {ars_ff1 == TRUE}]] -to [get_pins -quiet -filter {REF_PIN_NAME == D} -of [get_cells -quiet -filter {ars_ff2 == TRUE}]] \ No newline at end of file