[ { "grid_deltas": [ -1, 0 ], "tile_types": [ "BRAM_INT_INTERFACE_L", "BRAM_L" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_0" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_0" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_0" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_0" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_0" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_0" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_0" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_0" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_0" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_0" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_0" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_0" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_0" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_0" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_0" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_0" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_0" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_0" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_0" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_0" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_0" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_0" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_0" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_0" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_0" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_0" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_0" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_0" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_0" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_0" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_0" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_0" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_0" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_0" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_0" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_0" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_0" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_0" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_0" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_0" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_0" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_0" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_0" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_0" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_0" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_0" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_0" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX0", "BRAM_IMUX0_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX1", "BRAM_IMUX1_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX2", "BRAM_IMUX2_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX3", "BRAM_IMUX3_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX4", "BRAM_IMUX4_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX5", "BRAM_IMUX5_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX6", "BRAM_IMUX6_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX7", "BRAM_IMUX7_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX8", "BRAM_IMUX8_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX9", "BRAM_IMUX9_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX10", "BRAM_IMUX10_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX11", "BRAM_IMUX11_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX12", "BRAM_IMUX12_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX13", "BRAM_IMUX13_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX14", "BRAM_IMUX14_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX15", "BRAM_IMUX15_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX16", "BRAM_IMUX16_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX17", "BRAM_IMUX17_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX18", "BRAM_IMUX18_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX19", "BRAM_IMUX19_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX20", "BRAM_IMUX20_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX21", "BRAM_IMUX21_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX22", "BRAM_IMUX22_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX23", "BRAM_IMUX23_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX24", "BRAM_IMUX24_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX25", "BRAM_IMUX25_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX26", "BRAM_IMUX26_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX27", "BRAM_IMUX27_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX28", "BRAM_IMUX28_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX29", "BRAM_IMUX29_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX30", "BRAM_IMUX30_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX31", "BRAM_IMUX31_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX32", "BRAM_IMUX32_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX33", "BRAM_IMUX33_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX34", "BRAM_IMUX34_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX35", "BRAM_IMUX35_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX36", "BRAM_IMUX36_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX37", "BRAM_IMUX37_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX38", "BRAM_IMUX38_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX39", "BRAM_IMUX39_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX40", "BRAM_IMUX40_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX41", "BRAM_IMUX41_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX42", "BRAM_IMUX42_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX43", "BRAM_IMUX43_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX44", "BRAM_IMUX44_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX45", "BRAM_IMUX45_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX46", "BRAM_IMUX46_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX47", "BRAM_IMUX47_UTURN_0" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_0" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_0" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_0" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_0" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_0" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_0" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_0" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_0" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_0" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_0" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_0" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_0" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_0" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_0" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_0" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_0" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_0" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_0" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_0" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_0" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_0" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_0" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_0" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_0" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_0" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_0" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_0" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_0" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_0" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_0" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_0" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_0" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_0" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_0" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_0" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_0" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_0" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_0" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_0" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_0" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_0" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_0" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_0" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_0" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_0" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_0" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_0" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_0" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_0" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_0" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_0" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_0" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_0" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_0" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_0" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_0" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_0" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_0" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_0" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_0" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_0" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_0" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_0" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "BRAM_LOGIC_OUTS_B0_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "BRAM_LOGIC_OUTS_B1_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "BRAM_LOGIC_OUTS_B2_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "BRAM_LOGIC_OUTS_B3_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "BRAM_LOGIC_OUTS_B4_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "BRAM_LOGIC_OUTS_B5_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "BRAM_LOGIC_OUTS_B6_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "BRAM_LOGIC_OUTS_B7_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "BRAM_LOGIC_OUTS_B8_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "BRAM_LOGIC_OUTS_B9_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "BRAM_LOGIC_OUTS_B10_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "BRAM_LOGIC_OUTS_B11_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "BRAM_LOGIC_OUTS_B12_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "BRAM_LOGIC_OUTS_B13_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "BRAM_LOGIC_OUTS_B14_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "BRAM_LOGIC_OUTS_B15_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "BRAM_LOGIC_OUTS_B16_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "BRAM_LOGIC_OUTS_B17_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "BRAM_LOGIC_OUTS_B18_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "BRAM_LOGIC_OUTS_B19_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "BRAM_LOGIC_OUTS_B20_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "BRAM_LOGIC_OUTS_B21_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "BRAM_LOGIC_OUTS_B22_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "BRAM_LOGIC_OUTS_B23_0" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_0" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_0" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_0" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_0" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_0" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_0" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_0" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_0" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_0" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_0" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_0" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_0" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_0" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_0" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_0" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_0" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_0" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_0" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_0" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_0" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_0" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_0" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_0" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_0" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_0" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_0" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_0" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_0" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_0" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_0" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_0" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_0" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_0" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_0" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_0" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_0" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_0" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_0" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_0" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_0" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_0" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_0" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_0" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_0" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_0" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_0" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_0" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_0" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_0" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_0" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_0" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_0" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_0" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_0" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_0" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_0" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_0" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_0" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_0" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_0" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_0" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_0" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_0" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_0" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_0" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_0" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_0" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_0" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_0" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_0" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_0" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_0" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_0" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_0" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_0" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_0" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_0" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_0" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_0" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_0" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_0" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_0" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "BRAM_INT_INTERFACE_L", "BRAM_L" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_1" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_1" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_1" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_1" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_1" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_1" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_1" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_1" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_1" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_1" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_1" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_1" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_1" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_1" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_1" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_1" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_1" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_1" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_1" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_1" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_1" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_1" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_1" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_1" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_1" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_1" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_1" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_1" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_1" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_1" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_1" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_1" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_1" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_1" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_1" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_1" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_1" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_1" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_1" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_1" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_1" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_1" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_1" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_1" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_1" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_1" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_1" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX0", "BRAM_IMUX0_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX1", "BRAM_IMUX1_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX2", "BRAM_IMUX2_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX3", "BRAM_IMUX3_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX4", "BRAM_IMUX4_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX5", "BRAM_IMUX5_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX6", "BRAM_IMUX6_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX7", "BRAM_IMUX7_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX8", "BRAM_IMUX8_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX9", "BRAM_IMUX9_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX10", "BRAM_IMUX10_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX11", "BRAM_IMUX11_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX12", "BRAM_IMUX12_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX13", "BRAM_IMUX13_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX14", "BRAM_IMUX14_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX15", "BRAM_IMUX15_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX16", "BRAM_IMUX16_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX17", "BRAM_IMUX17_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX18", "BRAM_IMUX18_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX19", "BRAM_IMUX19_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX20", "BRAM_IMUX20_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX21", "BRAM_IMUX21_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX22", "BRAM_IMUX22_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX23", "BRAM_IMUX23_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX24", "BRAM_IMUX24_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX25", "BRAM_IMUX25_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX26", "BRAM_IMUX26_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX27", "BRAM_IMUX27_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX28", "BRAM_IMUX28_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX29", "BRAM_IMUX29_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX30", "BRAM_IMUX30_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX31", "BRAM_IMUX31_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX32", "BRAM_IMUX32_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX33", "BRAM_IMUX33_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX34", "BRAM_IMUX34_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX35", "BRAM_IMUX35_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX36", "BRAM_IMUX36_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX37", "BRAM_IMUX37_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX38", "BRAM_IMUX38_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX39", "BRAM_IMUX39_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX40", "BRAM_IMUX40_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX41", "BRAM_IMUX41_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX42", "BRAM_IMUX42_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX43", "BRAM_IMUX43_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX44", "BRAM_IMUX44_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX45", "BRAM_IMUX45_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX46", "BRAM_IMUX46_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX47", "BRAM_IMUX47_UTURN_1" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_1" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_1" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_1" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_1" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_1" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_1" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_1" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_1" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_1" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_1" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_1" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_1" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_1" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_1" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_1" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_1" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_1" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_1" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_1" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_1" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_1" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_1" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_1" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_1" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_1" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_1" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_1" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_1" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_1" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_1" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_1" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_1" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_1" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_1" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_1" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_1" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_1" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_1" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_1" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_1" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_1" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_1" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_1" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_1" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_1" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_1" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_1" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_1" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_1" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_1" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_1" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_1" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_1" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_1" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_1" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_1" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_1" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_1" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_1" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_1" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_1" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_1" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_1" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "BRAM_LOGIC_OUTS_B0_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "BRAM_LOGIC_OUTS_B1_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "BRAM_LOGIC_OUTS_B2_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "BRAM_LOGIC_OUTS_B3_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "BRAM_LOGIC_OUTS_B4_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "BRAM_LOGIC_OUTS_B5_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "BRAM_LOGIC_OUTS_B6_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "BRAM_LOGIC_OUTS_B7_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "BRAM_LOGIC_OUTS_B8_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "BRAM_LOGIC_OUTS_B9_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "BRAM_LOGIC_OUTS_B10_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "BRAM_LOGIC_OUTS_B11_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "BRAM_LOGIC_OUTS_B12_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "BRAM_LOGIC_OUTS_B13_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "BRAM_LOGIC_OUTS_B14_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "BRAM_LOGIC_OUTS_B15_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "BRAM_LOGIC_OUTS_B16_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "BRAM_LOGIC_OUTS_B17_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "BRAM_LOGIC_OUTS_B18_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "BRAM_LOGIC_OUTS_B19_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "BRAM_LOGIC_OUTS_B20_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "BRAM_LOGIC_OUTS_B21_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "BRAM_LOGIC_OUTS_B22_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "BRAM_LOGIC_OUTS_B23_1" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_1" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_1" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_1" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_1" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_1" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_1" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_1" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_1" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_1" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_1" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_1" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_1" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_1" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_1" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_1" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_1" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_1" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_1" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_1" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_1" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_1" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_1" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_1" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_1" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_1" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_1" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_1" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_1" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_1" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_1" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_1" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_1" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_1" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_1" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_1" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_1" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_1" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_1" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_1" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_1" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_1" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_1" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_1" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_1" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_1" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_1" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_1" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_1" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_1" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_1" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_1" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_1" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_1" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_1" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_1" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_1" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_1" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_1" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_1" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_1" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_1" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_1" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_1" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_1" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_1" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_1" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_1" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_1" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_1" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_1" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_1" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_1" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_1" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_1" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_1" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_1" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_1" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_1" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_1" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_1" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_1" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_1" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "BRAM_INT_INTERFACE_L", "BRAM_L" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_2" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_2" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_2" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_2" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_2" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_2" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_2" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_2" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_2" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_2" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_2" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_2" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_2" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_2" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_2" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_2" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_2" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_2" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_2" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_2" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_2" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_2" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_2" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_2" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_2" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_2" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_2" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_2" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_2" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_2" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_2" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_2" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_2" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_2" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_2" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_2" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_2" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_2" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_2" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_2" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_2" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_2" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_2" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_2" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_2" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_2" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_2" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX0", "BRAM_IMUX0_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX1", "BRAM_IMUX1_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX2", "BRAM_IMUX2_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX3", "BRAM_IMUX3_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX4", "BRAM_IMUX4_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX5", "BRAM_IMUX5_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX6", "BRAM_IMUX6_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX7", "BRAM_IMUX7_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX8", "BRAM_IMUX8_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX9", "BRAM_IMUX9_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX10", "BRAM_IMUX10_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX11", "BRAM_IMUX11_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX12", "BRAM_IMUX12_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX13", "BRAM_IMUX13_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX14", "BRAM_IMUX14_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX15", "BRAM_IMUX15_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX16", "BRAM_IMUX16_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX17", "BRAM_IMUX17_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX18", "BRAM_IMUX18_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX19", "BRAM_IMUX19_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX20", "BRAM_IMUX20_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX21", "BRAM_IMUX21_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX22", "BRAM_IMUX22_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX23", "BRAM_IMUX23_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX24", "BRAM_IMUX24_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX25", "BRAM_IMUX25_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX26", "BRAM_IMUX26_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX27", "BRAM_IMUX27_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX28", "BRAM_IMUX28_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX29", "BRAM_IMUX29_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX30", "BRAM_IMUX30_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX31", "BRAM_IMUX31_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX32", "BRAM_IMUX32_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX33", "BRAM_IMUX33_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX34", "BRAM_IMUX34_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX35", "BRAM_IMUX35_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX36", "BRAM_IMUX36_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX37", "BRAM_IMUX37_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX38", "BRAM_IMUX38_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX39", "BRAM_IMUX39_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX40", "BRAM_IMUX40_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX41", "BRAM_IMUX41_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX42", "BRAM_IMUX42_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX43", "BRAM_IMUX43_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX44", "BRAM_IMUX44_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX45", "BRAM_IMUX45_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX46", "BRAM_IMUX46_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX47", "BRAM_IMUX47_UTURN_2" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_2" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_2" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_2" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_2" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_2" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_2" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_2" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_2" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_2" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_2" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_2" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_2" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_2" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_2" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_2" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_2" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_2" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_2" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_2" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_2" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_2" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_2" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_2" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_2" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_2" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_2" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_2" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_2" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_2" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_2" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_2" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_2" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_2" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_2" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_2" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_2" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_2" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_2" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_2" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_2" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_2" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_2" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_2" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_2" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_2" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_2" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_2" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_2" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_2" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_2" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_2" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_2" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_2" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_2" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_2" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_2" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_2" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_2" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_2" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_2" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_2" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_2" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_2" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "BRAM_LOGIC_OUTS_B0_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "BRAM_LOGIC_OUTS_B1_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "BRAM_LOGIC_OUTS_B2_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "BRAM_LOGIC_OUTS_B3_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "BRAM_LOGIC_OUTS_B4_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "BRAM_LOGIC_OUTS_B5_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "BRAM_LOGIC_OUTS_B6_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "BRAM_LOGIC_OUTS_B7_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "BRAM_LOGIC_OUTS_B8_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "BRAM_LOGIC_OUTS_B9_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "BRAM_LOGIC_OUTS_B10_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "BRAM_LOGIC_OUTS_B11_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "BRAM_LOGIC_OUTS_B12_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "BRAM_LOGIC_OUTS_B13_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "BRAM_LOGIC_OUTS_B14_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "BRAM_LOGIC_OUTS_B15_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "BRAM_LOGIC_OUTS_B16_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "BRAM_LOGIC_OUTS_B17_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "BRAM_LOGIC_OUTS_B18_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "BRAM_LOGIC_OUTS_B19_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "BRAM_LOGIC_OUTS_B20_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "BRAM_LOGIC_OUTS_B21_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "BRAM_LOGIC_OUTS_B22_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "BRAM_LOGIC_OUTS_B23_2" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_2" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_2" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_2" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_2" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_2" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_2" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_2" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_2" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_2" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_2" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_2" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_2" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_2" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_2" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_2" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_2" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_2" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_2" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_2" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_2" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_2" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_2" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_2" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_2" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_2" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_2" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_2" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_2" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_2" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_2" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_2" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_2" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_2" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_2" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_2" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_2" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_2" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_2" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_2" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_2" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_2" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_2" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_2" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_2" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_2" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_2" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_2" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_2" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_2" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_2" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_2" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_2" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_2" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_2" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_2" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_2" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_2" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_2" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_2" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_2" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_2" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_2" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_2" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_2" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_2" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_2" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_2" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_2" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_2" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_2" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_2" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_2" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_2" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_2" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_2" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_2" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_2" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_2" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_2" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_2" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_2" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_2" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "BRAM_INT_INTERFACE_L", "BRAM_L" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_3" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_3" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_3" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_3" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_3" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_3" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_3" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_3" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_3" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_3" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_3" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_3" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_3" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_3" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_3" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_3" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_3" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_3" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_3" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_3" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_3" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_3" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_3" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_3" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_3" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_3" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_3" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_3" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_3" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_3" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_3" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_3" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_3" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_3" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_3" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_3" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_3" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_3" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_3" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_3" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_3" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_3" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_3" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_3" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_3" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_3" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_3" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX0", "BRAM_IMUX0_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX1", "BRAM_IMUX1_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX2", "BRAM_IMUX2_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX3", "BRAM_IMUX3_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX4", "BRAM_IMUX4_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX5", "BRAM_IMUX5_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX6", "BRAM_IMUX6_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX7", "BRAM_IMUX7_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX8", "BRAM_IMUX8_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX9", "BRAM_IMUX9_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX10", "BRAM_IMUX10_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX11", "BRAM_IMUX11_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX12", "BRAM_IMUX12_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX13", "BRAM_IMUX13_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX14", "BRAM_IMUX14_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX15", "BRAM_IMUX15_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX16", "BRAM_IMUX16_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX17", "BRAM_IMUX17_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX18", "BRAM_IMUX18_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX19", "BRAM_IMUX19_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX20", "BRAM_IMUX20_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX21", "BRAM_IMUX21_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX22", "BRAM_IMUX22_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX23", "BRAM_IMUX23_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX24", "BRAM_IMUX24_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX25", "BRAM_IMUX25_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX26", "BRAM_IMUX26_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX27", "BRAM_IMUX27_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX28", "BRAM_IMUX28_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX29", "BRAM_IMUX29_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX30", "BRAM_IMUX30_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX31", "BRAM_IMUX31_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX32", "BRAM_IMUX32_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX33", "BRAM_IMUX33_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX34", "BRAM_IMUX34_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX35", "BRAM_IMUX35_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX36", "BRAM_IMUX36_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX37", "BRAM_IMUX37_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX38", "BRAM_IMUX38_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX39", "BRAM_IMUX39_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX40", "BRAM_IMUX40_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX41", "BRAM_IMUX41_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX42", "BRAM_IMUX42_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX43", "BRAM_IMUX43_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX44", "BRAM_IMUX44_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX45", "BRAM_IMUX45_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX46", "BRAM_IMUX46_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX47", "BRAM_IMUX47_UTURN_3" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_3" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_3" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_3" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_3" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_3" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_3" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_3" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_3" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_3" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_3" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_3" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_3" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_3" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_3" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_3" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_3" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_3" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_3" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_3" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_3" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_3" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_3" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_3" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_3" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_3" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_3" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_3" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_3" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_3" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_3" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_3" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_3" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_3" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_3" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_3" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_3" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_3" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_3" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_3" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_3" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_3" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_3" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_3" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_3" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_3" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_3" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_3" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_3" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_3" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_3" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_3" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_3" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_3" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_3" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_3" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_3" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_3" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_3" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_3" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_3" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_3" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_3" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_3" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "BRAM_LOGIC_OUTS_B0_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "BRAM_LOGIC_OUTS_B1_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "BRAM_LOGIC_OUTS_B2_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "BRAM_LOGIC_OUTS_B3_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "BRAM_LOGIC_OUTS_B4_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "BRAM_LOGIC_OUTS_B5_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "BRAM_LOGIC_OUTS_B6_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "BRAM_LOGIC_OUTS_B7_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "BRAM_LOGIC_OUTS_B8_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "BRAM_LOGIC_OUTS_B9_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "BRAM_LOGIC_OUTS_B10_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "BRAM_LOGIC_OUTS_B11_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "BRAM_LOGIC_OUTS_B12_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "BRAM_LOGIC_OUTS_B13_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "BRAM_LOGIC_OUTS_B14_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "BRAM_LOGIC_OUTS_B15_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "BRAM_LOGIC_OUTS_B16_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "BRAM_LOGIC_OUTS_B17_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "BRAM_LOGIC_OUTS_B18_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "BRAM_LOGIC_OUTS_B19_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "BRAM_LOGIC_OUTS_B20_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "BRAM_LOGIC_OUTS_B21_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "BRAM_LOGIC_OUTS_B22_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "BRAM_LOGIC_OUTS_B23_3" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_3" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_3" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_3" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_3" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_3" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_3" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_3" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_3" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_3" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_3" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_3" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_3" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_3" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_3" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_3" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_3" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_3" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_3" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_3" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_3" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_3" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_3" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_3" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_3" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_3" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_3" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_3" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_3" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_3" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_3" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_3" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_3" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_3" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_3" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_3" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_3" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_3" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_3" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_3" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_3" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_3" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_3" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_3" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_3" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_3" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_3" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_3" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_3" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_3" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_3" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_3" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_3" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_3" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_3" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_3" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_3" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_3" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_3" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_3" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_3" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_3" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_3" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_3" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_3" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_3" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_3" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_3" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_3" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_3" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_3" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_3" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_3" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_3" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_3" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_3" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_3" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_3" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_3" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_3" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_3" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_3" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "BRAM_INT_INTERFACE_L", "BRAM_L" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_4" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_4" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_4" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_4" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_4" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_4" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_4" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_4" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_4" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_4" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_4" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_4" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_4" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_4" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_4" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_4" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_4" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_4" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_4" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_4" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_4" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_4" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_4" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_4" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_4" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_4" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_4" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_4" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_4" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_4" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_4" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_4" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_4" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_4" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_4" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_4" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_4" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_4" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_4" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_4" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_4" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_4" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_4" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_4" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_4" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_4" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_4" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX0", "BRAM_IMUX0_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX1", "BRAM_IMUX1_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX2", "BRAM_IMUX2_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX3", "BRAM_IMUX3_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX4", "BRAM_IMUX4_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX5", "BRAM_IMUX5_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX6", "BRAM_IMUX6_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX7", "BRAM_IMUX7_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX8", "BRAM_IMUX8_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX9", "BRAM_IMUX9_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX10", "BRAM_IMUX10_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX11", "BRAM_IMUX11_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX12", "BRAM_IMUX12_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX13", "BRAM_IMUX13_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX14", "BRAM_IMUX14_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX15", "BRAM_IMUX15_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX16", "BRAM_IMUX16_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX17", "BRAM_IMUX17_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX18", "BRAM_IMUX18_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX19", "BRAM_IMUX19_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX20", "BRAM_IMUX20_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX21", "BRAM_IMUX21_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX22", "BRAM_IMUX22_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX23", "BRAM_IMUX23_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX24", "BRAM_IMUX24_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX25", "BRAM_IMUX25_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX26", "BRAM_IMUX26_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX27", "BRAM_IMUX27_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX28", "BRAM_IMUX28_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX29", "BRAM_IMUX29_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX30", "BRAM_IMUX30_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX31", "BRAM_IMUX31_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX32", "BRAM_IMUX32_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX33", "BRAM_IMUX33_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX34", "BRAM_IMUX34_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX35", "BRAM_IMUX35_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX36", "BRAM_IMUX36_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX37", "BRAM_IMUX37_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX38", "BRAM_IMUX38_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX39", "BRAM_IMUX39_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX40", "BRAM_IMUX40_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX41", "BRAM_IMUX41_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX42", "BRAM_IMUX42_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX43", "BRAM_IMUX43_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX44", "BRAM_IMUX44_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX45", "BRAM_IMUX45_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX46", "BRAM_IMUX46_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_IMUX47", "BRAM_IMUX47_UTURN_4" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_4" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_4" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_4" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_4" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_4" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_4" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_4" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_4" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_4" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_4" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_4" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_4" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_4" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_4" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_4" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_4" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_4" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_4" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_4" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_4" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_4" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_4" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_4" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_4" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_4" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_4" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_4" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_4" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_4" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_4" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_4" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_4" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_4" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_4" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_4" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_4" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_4" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_4" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_4" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_4" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_4" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_4" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_4" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_4" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_4" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_4" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_4" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_4" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_4" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_4" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_4" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_4" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_4" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_4" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_4" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_4" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_4" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_4" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_4" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_4" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_4" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_4" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_4" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "BRAM_LOGIC_OUTS_B0_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "BRAM_LOGIC_OUTS_B1_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "BRAM_LOGIC_OUTS_B2_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "BRAM_LOGIC_OUTS_B3_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "BRAM_LOGIC_OUTS_B4_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "BRAM_LOGIC_OUTS_B5_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "BRAM_LOGIC_OUTS_B6_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "BRAM_LOGIC_OUTS_B7_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "BRAM_LOGIC_OUTS_B8_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "BRAM_LOGIC_OUTS_B9_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "BRAM_LOGIC_OUTS_B10_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "BRAM_LOGIC_OUTS_B11_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "BRAM_LOGIC_OUTS_B12_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "BRAM_LOGIC_OUTS_B13_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "BRAM_LOGIC_OUTS_B14_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "BRAM_LOGIC_OUTS_B15_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "BRAM_LOGIC_OUTS_B16_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "BRAM_LOGIC_OUTS_B17_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "BRAM_LOGIC_OUTS_B18_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "BRAM_LOGIC_OUTS_B19_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "BRAM_LOGIC_OUTS_B20_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "BRAM_LOGIC_OUTS_B21_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "BRAM_LOGIC_OUTS_B22_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "BRAM_LOGIC_OUTS_B23_4" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_4" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_4" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_4" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_4" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_4" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_4" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_4" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_4" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_4" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_4" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_4" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_4" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_4" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_4" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_4" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_4" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_4" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_4" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_4" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_4" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_4" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_4" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_4" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_4" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_4" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_4" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_4" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_4" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_4" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_4" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_4" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_4" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_4" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_4" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_4" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_4" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_4" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_4" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_4" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_4" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_4" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_4" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_4" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_4" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_4" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_4" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_4" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_4" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_4" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_4" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_4" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_4" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_4" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_4" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_4" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_4" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_4" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_4" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_4" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_4" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_4" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_4" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_4" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_4" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_4" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_4" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_4" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_4" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_4" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_4" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_4" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_4" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_4" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_4" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_4" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_4" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_4" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_4" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_4" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_4" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_4" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_4" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "BRAM_INT_INTERFACE_L", "INT_L" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "IMUX_L0" ], [ "INT_INTERFACE_BRAM_IMUX1", "IMUX_L1" ], [ "INT_INTERFACE_BRAM_IMUX2", "IMUX_L2" ], [ "INT_INTERFACE_BRAM_IMUX3", "IMUX_L3" ], [ "INT_INTERFACE_BRAM_IMUX4", "IMUX_L4" ], [ "INT_INTERFACE_BRAM_IMUX5", "IMUX_L5" ], [ "INT_INTERFACE_BRAM_IMUX6", "IMUX_L6" ], [ "INT_INTERFACE_BRAM_IMUX7", "IMUX_L7" ], [ "INT_INTERFACE_BRAM_IMUX8", "IMUX_L8" ], [ "INT_INTERFACE_BRAM_IMUX9", "IMUX_L9" ], [ "INT_INTERFACE_BRAM_IMUX10", "IMUX_L10" ], [ "INT_INTERFACE_BRAM_IMUX11", "IMUX_L11" ], [ "INT_INTERFACE_BRAM_IMUX12", "IMUX_L12" ], [ "INT_INTERFACE_BRAM_IMUX13", "IMUX_L13" ], [ "INT_INTERFACE_BRAM_IMUX14", "IMUX_L14" ], [ "INT_INTERFACE_BRAM_IMUX15", "IMUX_L15" ], [ "INT_INTERFACE_BRAM_IMUX16", "IMUX_L16" ], [ "INT_INTERFACE_BRAM_IMUX17", "IMUX_L17" ], [ "INT_INTERFACE_BRAM_IMUX18", "IMUX_L18" ], [ "INT_INTERFACE_BRAM_IMUX19", "IMUX_L19" ], [ "INT_INTERFACE_BRAM_IMUX20", "IMUX_L20" ], [ "INT_INTERFACE_BRAM_IMUX21", "IMUX_L21" ], [ "INT_INTERFACE_BRAM_IMUX22", "IMUX_L22" ], [ "INT_INTERFACE_BRAM_IMUX23", "IMUX_L23" ], [ "INT_INTERFACE_BRAM_IMUX24", "IMUX_L24" ], [ "INT_INTERFACE_BRAM_IMUX25", "IMUX_L25" ], [ "INT_INTERFACE_BRAM_IMUX26", "IMUX_L26" ], [ "INT_INTERFACE_BRAM_IMUX27", "IMUX_L27" ], [ "INT_INTERFACE_BRAM_IMUX28", "IMUX_L28" ], [ "INT_INTERFACE_BRAM_IMUX29", "IMUX_L29" ], [ "INT_INTERFACE_BRAM_IMUX30", "IMUX_L30" ], [ "INT_INTERFACE_BRAM_IMUX31", "IMUX_L31" ], [ "INT_INTERFACE_BRAM_IMUX32", "IMUX_L32" ], [ "INT_INTERFACE_BRAM_IMUX33", "IMUX_L33" ], [ "INT_INTERFACE_BRAM_IMUX34", "IMUX_L34" ], [ "INT_INTERFACE_BRAM_IMUX35", "IMUX_L35" ], [ "INT_INTERFACE_BRAM_IMUX36", "IMUX_L36" ], [ "INT_INTERFACE_BRAM_IMUX37", "IMUX_L37" ], [ "INT_INTERFACE_BRAM_IMUX38", "IMUX_L38" ], [ "INT_INTERFACE_BRAM_IMUX39", "IMUX_L39" ], [ "INT_INTERFACE_BRAM_IMUX40", "IMUX_L40" ], [ "INT_INTERFACE_BRAM_IMUX41", "IMUX_L41" ], [ "INT_INTERFACE_BRAM_IMUX42", "IMUX_L42" ], [ "INT_INTERFACE_BRAM_IMUX43", "IMUX_L43" ], [ "INT_INTERFACE_BRAM_IMUX44", "IMUX_L44" ], [ "INT_INTERFACE_BRAM_IMUX45", "IMUX_L45" ], [ "INT_INTERFACE_BRAM_IMUX46", "IMUX_L46" ], [ "INT_INTERFACE_BRAM_IMUX47", "IMUX_L47" ], [ "INT_INTERFACE_BYP0", "BYP_L0" ], [ "INT_INTERFACE_BYP1", "BYP_L1" ], [ "INT_INTERFACE_BYP2", "BYP_L2" ], [ "INT_INTERFACE_BYP3", "BYP_L3" ], [ "INT_INTERFACE_BYP4", "BYP_L4" ], [ "INT_INTERFACE_BYP5", "BYP_L5" ], [ "INT_INTERFACE_BYP6", "BYP_L6" ], [ "INT_INTERFACE_BYP7", "BYP_L7" ], [ "INT_INTERFACE_CLK0", "CLK_L0" ], [ "INT_INTERFACE_CLK1", "CLK_L1" ], [ "INT_INTERFACE_CTRL0", "CTRL_L0" ], [ "INT_INTERFACE_CTRL1", "CTRL_L1" ], [ "INT_INTERFACE_EE2A0", "EE2END0" ], [ "INT_INTERFACE_EE2A1", "EE2END1" ], [ "INT_INTERFACE_EE2A2", "EE2END2" ], [ "INT_INTERFACE_EE2A3", "EE2END3" ], [ "INT_INTERFACE_EE2BEG0", "EE2A0" ], [ "INT_INTERFACE_EE2BEG1", "EE2A1" ], [ "INT_INTERFACE_EE2BEG2", "EE2A2" ], [ "INT_INTERFACE_EE2BEG3", "EE2A3" ], [ "INT_INTERFACE_EE4A0", "EE4B0" ], [ "INT_INTERFACE_EE4A1", "EE4B1" ], [ "INT_INTERFACE_EE4A2", "EE4B2" ], [ "INT_INTERFACE_EE4A3", "EE4B3" ], [ "INT_INTERFACE_EE4B0", "EE4C0" ], [ "INT_INTERFACE_EE4B1", "EE4C1" ], [ "INT_INTERFACE_EE4B2", "EE4C2" ], [ "INT_INTERFACE_EE4B3", "EE4C3" ], [ "INT_INTERFACE_EE4BEG0", "EE4A0" ], [ "INT_INTERFACE_EE4BEG1", "EE4A1" ], [ "INT_INTERFACE_EE4BEG2", "EE4A2" ], [ "INT_INTERFACE_EE4BEG3", "EE4A3" ], [ "INT_INTERFACE_EE4C0", "EE4END0" ], [ "INT_INTERFACE_EE4C1", "EE4END1" ], [ "INT_INTERFACE_EE4C2", "EE4END2" ], [ "INT_INTERFACE_EE4C3", "EE4END3" ], [ "INT_INTERFACE_EL1BEG0", "EL1END0" ], [ "INT_INTERFACE_EL1BEG1", "EL1END1" ], [ "INT_INTERFACE_EL1BEG2", "EL1END2" ], [ "INT_INTERFACE_EL1BEG3", "EL1END3" ], [ "INT_INTERFACE_ER1BEG0", "ER1END0" ], [ "INT_INTERFACE_ER1BEG1", "ER1END1" ], [ "INT_INTERFACE_ER1BEG2", "ER1END2" ], [ "INT_INTERFACE_ER1BEG3", "ER1END3" ], [ "INT_INTERFACE_FAN0", "FAN_L0" ], [ "INT_INTERFACE_FAN1", "FAN_L1" ], [ "INT_INTERFACE_FAN2", "FAN_L2" ], [ "INT_INTERFACE_FAN3", "FAN_L3" ], [ "INT_INTERFACE_FAN4", "FAN_L4" ], [ "INT_INTERFACE_FAN5", "FAN_L5" ], [ "INT_INTERFACE_FAN6", "FAN_L6" ], [ "INT_INTERFACE_FAN7", "FAN_L7" ], [ "INT_INTERFACE_LH1", "LH0" ], [ "INT_INTERFACE_LH2", "LH1" ], [ "INT_INTERFACE_LH3", "LH2" ], [ "INT_INTERFACE_LH4", "LH3" ], [ "INT_INTERFACE_LH5", "LH4" ], [ "INT_INTERFACE_LH6", "LH5" ], [ "INT_INTERFACE_LH7", "LH6" ], [ "INT_INTERFACE_LH8", "LH7" ], [ "INT_INTERFACE_LH9", "LH8" ], [ "INT_INTERFACE_LH10", "LH9" ], [ "INT_INTERFACE_LH11", "LH10" ], [ "INT_INTERFACE_LH12", "LH11" ], [ "INT_INTERFACE_LOGIC_OUTS_L0", "LOGIC_OUTS_L0" ], [ "INT_INTERFACE_LOGIC_OUTS_L1", "LOGIC_OUTS_L1" ], [ "INT_INTERFACE_LOGIC_OUTS_L2", "LOGIC_OUTS_L2" ], [ "INT_INTERFACE_LOGIC_OUTS_L3", "LOGIC_OUTS_L3" ], [ "INT_INTERFACE_LOGIC_OUTS_L4", "LOGIC_OUTS_L4" ], [ "INT_INTERFACE_LOGIC_OUTS_L5", "LOGIC_OUTS_L5" ], [ "INT_INTERFACE_LOGIC_OUTS_L6", "LOGIC_OUTS_L6" ], [ "INT_INTERFACE_LOGIC_OUTS_L7", "LOGIC_OUTS_L7" ], [ "INT_INTERFACE_LOGIC_OUTS_L8", "LOGIC_OUTS_L8" ], [ "INT_INTERFACE_LOGIC_OUTS_L9", "LOGIC_OUTS_L9" ], [ "INT_INTERFACE_LOGIC_OUTS_L10", "LOGIC_OUTS_L10" ], [ "INT_INTERFACE_LOGIC_OUTS_L11", "LOGIC_OUTS_L11" ], [ "INT_INTERFACE_LOGIC_OUTS_L12", "LOGIC_OUTS_L12" ], [ "INT_INTERFACE_LOGIC_OUTS_L13", "LOGIC_OUTS_L13" ], [ "INT_INTERFACE_LOGIC_OUTS_L14", "LOGIC_OUTS_L14" ], [ "INT_INTERFACE_LOGIC_OUTS_L15", "LOGIC_OUTS_L15" ], [ "INT_INTERFACE_LOGIC_OUTS_L16", "LOGIC_OUTS_L16" ], [ "INT_INTERFACE_LOGIC_OUTS_L17", "LOGIC_OUTS_L17" ], [ "INT_INTERFACE_LOGIC_OUTS_L18", "LOGIC_OUTS_L18" ], [ "INT_INTERFACE_LOGIC_OUTS_L19", "LOGIC_OUTS_L19" ], [ "INT_INTERFACE_LOGIC_OUTS_L20", "LOGIC_OUTS_L20" ], [ "INT_INTERFACE_LOGIC_OUTS_L21", "LOGIC_OUTS_L21" ], [ "INT_INTERFACE_LOGIC_OUTS_L22", "LOGIC_OUTS_L22" ], [ "INT_INTERFACE_LOGIC_OUTS_L23", "LOGIC_OUTS_L23" ], [ "INT_INTERFACE_MONITOR_N", "MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "NE2END0" ], [ "INT_INTERFACE_NE2A1", "NE2END1" ], [ "INT_INTERFACE_NE2A2", "NE2END2" ], [ "INT_INTERFACE_NE2A3", "NE2END3" ], [ "INT_INTERFACE_NE4BEG0", "NE6A0" ], [ "INT_INTERFACE_NE4BEG1", "NE6A1" ], [ "INT_INTERFACE_NE4BEG2", "NE6A2" ], [ "INT_INTERFACE_NE4BEG3", "NE6A3" ], [ "INT_INTERFACE_NE4C0", "NE6END0" ], [ "INT_INTERFACE_NE4C1", "NE6END1" ], [ "INT_INTERFACE_NE4C2", "NE6END2" ], [ "INT_INTERFACE_NE4C3", "NE6END3" ], [ "INT_INTERFACE_NW2A0", "NW2A0" ], [ "INT_INTERFACE_NW2A1", "NW2A1" ], [ "INT_INTERFACE_NW2A2", "NW2A2" ], [ "INT_INTERFACE_NW2A3", "NW2A3" ], [ "INT_INTERFACE_NW4A0", "NW6BEG0" ], [ "INT_INTERFACE_NW4A1", "NW6BEG1" ], [ "INT_INTERFACE_NW4A2", "NW6BEG2" ], [ "INT_INTERFACE_NW4A3", "NW6BEG3" ], [ "INT_INTERFACE_NW4END0", "NW6E0" ], [ "INT_INTERFACE_NW4END1", "NW6E1" ], [ "INT_INTERFACE_NW4END2", "NW6E2" ], [ "INT_INTERFACE_NW4END3", "NW6E3" ], [ "INT_INTERFACE_SE2A0", "SE2END0" ], [ "INT_INTERFACE_SE2A1", "SE2END1" ], [ "INT_INTERFACE_SE2A2", "SE2END2" ], [ "INT_INTERFACE_SE2A3", "SE2END3" ], [ "INT_INTERFACE_SE4BEG0", "SE6A0" ], [ "INT_INTERFACE_SE4BEG1", "SE6A1" ], [ "INT_INTERFACE_SE4BEG2", "SE6A2" ], [ "INT_INTERFACE_SE4BEG3", "SE6A3" ], [ "INT_INTERFACE_SE4C0", "SE6END0" ], [ "INT_INTERFACE_SE4C1", "SE6END1" ], [ "INT_INTERFACE_SE4C2", "SE6END2" ], [ "INT_INTERFACE_SE4C3", "SE6END3" ], [ "INT_INTERFACE_SW2A0", "SW2A0" ], [ "INT_INTERFACE_SW2A1", "SW2A1" ], [ "INT_INTERFACE_SW2A2", "SW2A2" ], [ "INT_INTERFACE_SW2A3", "SW2A3" ], [ "INT_INTERFACE_SW4A0", "SW6BEG0" ], [ "INT_INTERFACE_SW4A1", "SW6BEG1" ], [ "INT_INTERFACE_SW4A2", "SW6BEG2" ], [ "INT_INTERFACE_SW4A3", "SW6BEG3" ], [ "INT_INTERFACE_SW4END0", "SW6E0" ], [ "INT_INTERFACE_SW4END1", "SW6E1" ], [ "INT_INTERFACE_SW4END2", "SW6E2" ], [ "INT_INTERFACE_SW4END3", "SW6E3" ], [ "INT_INTERFACE_WL1END0", "WL1BEG0" ], [ "INT_INTERFACE_WL1END1", "WL1BEG1" ], [ "INT_INTERFACE_WL1END2", "WL1BEG2" ], [ "INT_INTERFACE_WL1END3", "WL1BEG3" ], [ "INT_INTERFACE_WR1END0", "WR1BEG0" ], [ "INT_INTERFACE_WR1END1", "WR1BEG1" ], [ "INT_INTERFACE_WR1END2", "WR1BEG2" ], [ "INT_INTERFACE_WR1END3", "WR1BEG3" ], [ "INT_INTERFACE_WW2A0", "WW2BEG0" ], [ "INT_INTERFACE_WW2A1", "WW2BEG1" ], [ "INT_INTERFACE_WW2A2", "WW2BEG2" ], [ "INT_INTERFACE_WW2A3", "WW2BEG3" ], [ "INT_INTERFACE_WW2END0", "WW2A0" ], [ "INT_INTERFACE_WW2END1", "WW2A1" ], [ "INT_INTERFACE_WW2END2", "WW2A2" ], [ "INT_INTERFACE_WW2END3", "WW2A3" ], [ "INT_INTERFACE_WW4A0", "WW4BEG0" ], [ "INT_INTERFACE_WW4A1", "WW4BEG1" ], [ "INT_INTERFACE_WW4A2", "WW4BEG2" ], [ "INT_INTERFACE_WW4A3", "WW4BEG3" ], [ "INT_INTERFACE_WW4B0", "WW4A0" ], [ "INT_INTERFACE_WW4B1", "WW4A1" ], [ "INT_INTERFACE_WW4B2", "WW4A2" ], [ "INT_INTERFACE_WW4B3", "WW4A3" ], [ "INT_INTERFACE_WW4C0", "WW4B0" ], [ "INT_INTERFACE_WW4C1", "WW4B1" ], [ "INT_INTERFACE_WW4C2", "WW4B2" ], [ "INT_INTERFACE_WW4C3", "WW4B3" ], [ "INT_INTERFACE_WW4END0", "WW4C0" ], [ "INT_INTERFACE_WW4END1", "WW4C1" ], [ "INT_INTERFACE_WW4END2", "WW4C2" ], [ "INT_INTERFACE_WW4END3", "WW4C3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "BRAM_INT_INTERFACE_R", "BRAM_R" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_0" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_0" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_0" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_0" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_0" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_0" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_0" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_0" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_0" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_0" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_0" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_0" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_0" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_0" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_0" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_0" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_0" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_0" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_0" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_0" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_0" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_0" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_0" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_0" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_0" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_0" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_0" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_0" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_0" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_0" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_0" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_0" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_0" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_0" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_0" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_0" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_0" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_0" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_0" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_0" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_0" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_0" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_0" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_0" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_0" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_0" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_0" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX0", "BRAM_IMUX0_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX1", "BRAM_IMUX1_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX2", "BRAM_IMUX2_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX3", "BRAM_IMUX3_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX4", "BRAM_IMUX4_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX5", "BRAM_IMUX5_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX6", "BRAM_IMUX6_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX7", "BRAM_IMUX7_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX8", "BRAM_IMUX8_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX9", "BRAM_IMUX9_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX10", "BRAM_IMUX10_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX11", "BRAM_IMUX11_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX12", "BRAM_IMUX12_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX13", "BRAM_IMUX13_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX14", "BRAM_IMUX14_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX15", "BRAM_IMUX15_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX16", "BRAM_IMUX16_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX17", "BRAM_IMUX17_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX18", "BRAM_IMUX18_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX19", "BRAM_IMUX19_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX20", "BRAM_IMUX20_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX21", "BRAM_IMUX21_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX22", "BRAM_IMUX22_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX23", "BRAM_IMUX23_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX24", "BRAM_IMUX24_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX25", "BRAM_IMUX25_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX26", "BRAM_IMUX26_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX27", "BRAM_IMUX27_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX28", "BRAM_IMUX28_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX29", "BRAM_IMUX29_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX30", "BRAM_IMUX30_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX31", "BRAM_IMUX31_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX32", "BRAM_IMUX32_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX33", "BRAM_IMUX33_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX34", "BRAM_IMUX34_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX35", "BRAM_IMUX35_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX36", "BRAM_IMUX36_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX37", "BRAM_IMUX37_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX38", "BRAM_IMUX38_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX39", "BRAM_IMUX39_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX40", "BRAM_IMUX40_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX41", "BRAM_IMUX41_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX42", "BRAM_IMUX42_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX43", "BRAM_IMUX43_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX44", "BRAM_IMUX44_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX45", "BRAM_IMUX45_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX46", "BRAM_IMUX46_UTURN_0" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX47", "BRAM_IMUX47_UTURN_0" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_0" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_0" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_0" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_0" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_0" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_0" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_0" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_0" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_0" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_0" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_0" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_0" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_0" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_0" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_0" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_0" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_0" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_0" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_0" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_0" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_0" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_0" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_0" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_0" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_0" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_0" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_0" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_0" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_0" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_0" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_0" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_0" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_0" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_0" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_0" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_0" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_0" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_0" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_0" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_0" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_0" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_0" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_0" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_0" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_0" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_0" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_0" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_0" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_0" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_0" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_0" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_0" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_0" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_0" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_0" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_0" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_0" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_0" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_0" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_0" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_0" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_0" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_0" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "BRAM_LOGIC_OUTS_B0_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "BRAM_LOGIC_OUTS_B1_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "BRAM_LOGIC_OUTS_B2_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "BRAM_LOGIC_OUTS_B3_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "BRAM_LOGIC_OUTS_B4_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "BRAM_LOGIC_OUTS_B5_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "BRAM_LOGIC_OUTS_B6_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "BRAM_LOGIC_OUTS_B7_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "BRAM_LOGIC_OUTS_B8_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "BRAM_LOGIC_OUTS_B9_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "BRAM_LOGIC_OUTS_B10_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "BRAM_LOGIC_OUTS_B11_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "BRAM_LOGIC_OUTS_B12_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "BRAM_LOGIC_OUTS_B13_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "BRAM_LOGIC_OUTS_B14_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "BRAM_LOGIC_OUTS_B15_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "BRAM_LOGIC_OUTS_B16_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "BRAM_LOGIC_OUTS_B17_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "BRAM_LOGIC_OUTS_B18_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "BRAM_LOGIC_OUTS_B19_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "BRAM_LOGIC_OUTS_B20_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "BRAM_LOGIC_OUTS_B21_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "BRAM_LOGIC_OUTS_B22_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "BRAM_LOGIC_OUTS_B23_0" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_0" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_0" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_0" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_0" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_0" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_0" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_0" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_0" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_0" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_0" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_0" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_0" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_0" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_0" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_0" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_0" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_0" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_0" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_0" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_0" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_0" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_0" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_0" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_0" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_0" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_0" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_0" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_0" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_0" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_0" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_0" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_0" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_0" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_0" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_0" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_0" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_0" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_0" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_0" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_0" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_0" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_0" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_0" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_0" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_0" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_0" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_0" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_0" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_0" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_0" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_0" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_0" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_0" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_0" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_0" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_0" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_0" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_0" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_0" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_0" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_0" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_0" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_0" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_0" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_0" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_0" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_0" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_0" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_0" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_0" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_0" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_0" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_0" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_0" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_0" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_0" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_0" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_0" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_0" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_0" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_0" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_0" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "BRAM_INT_INTERFACE_R", "BRAM_R" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_1" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_1" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_1" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_1" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_1" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_1" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_1" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_1" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_1" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_1" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_1" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_1" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_1" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_1" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_1" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_1" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_1" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_1" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_1" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_1" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_1" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_1" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_1" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_1" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_1" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_1" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_1" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_1" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_1" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_1" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_1" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_1" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_1" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_1" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_1" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_1" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_1" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_1" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_1" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_1" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_1" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_1" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_1" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_1" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_1" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_1" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_1" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX0", "BRAM_IMUX0_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX1", "BRAM_IMUX1_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX2", "BRAM_IMUX2_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX3", "BRAM_IMUX3_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX4", "BRAM_IMUX4_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX5", "BRAM_IMUX5_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX6", "BRAM_IMUX6_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX7", "BRAM_IMUX7_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX8", "BRAM_IMUX8_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX9", "BRAM_IMUX9_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX10", "BRAM_IMUX10_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX11", "BRAM_IMUX11_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX12", "BRAM_IMUX12_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX13", "BRAM_IMUX13_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX14", "BRAM_IMUX14_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX15", "BRAM_IMUX15_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX16", "BRAM_IMUX16_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX17", "BRAM_IMUX17_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX18", "BRAM_IMUX18_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX19", "BRAM_IMUX19_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX20", "BRAM_IMUX20_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX21", "BRAM_IMUX21_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX22", "BRAM_IMUX22_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX23", "BRAM_IMUX23_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX24", "BRAM_IMUX24_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX25", "BRAM_IMUX25_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX26", "BRAM_IMUX26_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX27", "BRAM_IMUX27_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX28", "BRAM_IMUX28_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX29", "BRAM_IMUX29_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX30", "BRAM_IMUX30_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX31", "BRAM_IMUX31_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX32", "BRAM_IMUX32_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX33", "BRAM_IMUX33_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX34", "BRAM_IMUX34_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX35", "BRAM_IMUX35_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX36", "BRAM_IMUX36_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX37", "BRAM_IMUX37_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX38", "BRAM_IMUX38_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX39", "BRAM_IMUX39_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX40", "BRAM_IMUX40_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX41", "BRAM_IMUX41_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX42", "BRAM_IMUX42_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX43", "BRAM_IMUX43_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX44", "BRAM_IMUX44_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX45", "BRAM_IMUX45_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX46", "BRAM_IMUX46_UTURN_1" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX47", "BRAM_IMUX47_UTURN_1" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_1" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_1" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_1" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_1" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_1" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_1" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_1" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_1" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_1" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_1" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_1" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_1" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_1" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_1" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_1" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_1" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_1" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_1" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_1" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_1" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_1" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_1" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_1" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_1" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_1" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_1" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_1" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_1" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_1" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_1" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_1" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_1" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_1" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_1" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_1" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_1" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_1" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_1" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_1" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_1" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_1" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_1" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_1" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_1" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_1" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_1" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_1" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_1" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_1" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_1" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_1" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_1" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_1" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_1" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_1" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_1" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_1" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_1" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_1" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_1" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_1" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_1" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_1" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "BRAM_LOGIC_OUTS_B0_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "BRAM_LOGIC_OUTS_B1_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "BRAM_LOGIC_OUTS_B2_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "BRAM_LOGIC_OUTS_B3_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "BRAM_LOGIC_OUTS_B4_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "BRAM_LOGIC_OUTS_B5_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "BRAM_LOGIC_OUTS_B6_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "BRAM_LOGIC_OUTS_B7_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "BRAM_LOGIC_OUTS_B8_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "BRAM_LOGIC_OUTS_B9_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "BRAM_LOGIC_OUTS_B10_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "BRAM_LOGIC_OUTS_B11_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "BRAM_LOGIC_OUTS_B12_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "BRAM_LOGIC_OUTS_B13_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "BRAM_LOGIC_OUTS_B14_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "BRAM_LOGIC_OUTS_B15_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "BRAM_LOGIC_OUTS_B16_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "BRAM_LOGIC_OUTS_B17_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "BRAM_LOGIC_OUTS_B18_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "BRAM_LOGIC_OUTS_B19_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "BRAM_LOGIC_OUTS_B20_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "BRAM_LOGIC_OUTS_B21_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "BRAM_LOGIC_OUTS_B22_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "BRAM_LOGIC_OUTS_B23_1" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_1" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_1" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_1" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_1" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_1" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_1" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_1" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_1" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_1" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_1" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_1" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_1" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_1" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_1" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_1" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_1" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_1" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_1" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_1" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_1" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_1" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_1" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_1" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_1" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_1" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_1" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_1" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_1" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_1" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_1" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_1" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_1" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_1" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_1" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_1" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_1" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_1" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_1" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_1" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_1" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_1" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_1" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_1" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_1" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_1" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_1" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_1" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_1" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_1" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_1" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_1" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_1" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_1" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_1" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_1" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_1" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_1" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_1" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_1" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_1" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_1" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_1" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_1" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_1" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_1" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_1" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_1" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_1" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_1" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_1" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_1" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_1" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_1" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_1" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_1" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_1" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_1" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_1" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_1" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_1" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_1" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_1" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "BRAM_INT_INTERFACE_R", "BRAM_R" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_2" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_2" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_2" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_2" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_2" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_2" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_2" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_2" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_2" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_2" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_2" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_2" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_2" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_2" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_2" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_2" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_2" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_2" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_2" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_2" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_2" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_2" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_2" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_2" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_2" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_2" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_2" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_2" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_2" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_2" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_2" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_2" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_2" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_2" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_2" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_2" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_2" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_2" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_2" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_2" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_2" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_2" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_2" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_2" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_2" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_2" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_2" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX0", "BRAM_IMUX0_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX1", "BRAM_IMUX1_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX2", "BRAM_IMUX2_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX3", "BRAM_IMUX3_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX4", "BRAM_IMUX4_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX5", "BRAM_IMUX5_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX6", "BRAM_IMUX6_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX7", "BRAM_IMUX7_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX8", "BRAM_IMUX8_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX9", "BRAM_IMUX9_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX10", "BRAM_IMUX10_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX11", "BRAM_IMUX11_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX12", "BRAM_IMUX12_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX13", "BRAM_IMUX13_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX14", "BRAM_IMUX14_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX15", "BRAM_IMUX15_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX16", "BRAM_IMUX16_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX17", "BRAM_IMUX17_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX18", "BRAM_IMUX18_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX19", "BRAM_IMUX19_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX20", "BRAM_IMUX20_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX21", "BRAM_IMUX21_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX22", "BRAM_IMUX22_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX23", "BRAM_IMUX23_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX24", "BRAM_IMUX24_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX25", "BRAM_IMUX25_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX26", "BRAM_IMUX26_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX27", "BRAM_IMUX27_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX28", "BRAM_IMUX28_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX29", "BRAM_IMUX29_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX30", "BRAM_IMUX30_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX31", "BRAM_IMUX31_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX32", "BRAM_IMUX32_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX33", "BRAM_IMUX33_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX34", "BRAM_IMUX34_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX35", "BRAM_IMUX35_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX36", "BRAM_IMUX36_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX37", "BRAM_IMUX37_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX38", "BRAM_IMUX38_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX39", "BRAM_IMUX39_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX40", "BRAM_IMUX40_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX41", "BRAM_IMUX41_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX42", "BRAM_IMUX42_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX43", "BRAM_IMUX43_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX44", "BRAM_IMUX44_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX45", "BRAM_IMUX45_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX46", "BRAM_IMUX46_UTURN_2" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX47", "BRAM_IMUX47_UTURN_2" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_2" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_2" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_2" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_2" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_2" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_2" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_2" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_2" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_2" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_2" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_2" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_2" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_2" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_2" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_2" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_2" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_2" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_2" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_2" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_2" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_2" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_2" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_2" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_2" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_2" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_2" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_2" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_2" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_2" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_2" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_2" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_2" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_2" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_2" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_2" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_2" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_2" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_2" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_2" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_2" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_2" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_2" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_2" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_2" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_2" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_2" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_2" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_2" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_2" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_2" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_2" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_2" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_2" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_2" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_2" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_2" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_2" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_2" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_2" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_2" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_2" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_2" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_2" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "BRAM_LOGIC_OUTS_B0_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "BRAM_LOGIC_OUTS_B1_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "BRAM_LOGIC_OUTS_B2_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "BRAM_LOGIC_OUTS_B3_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "BRAM_LOGIC_OUTS_B4_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "BRAM_LOGIC_OUTS_B5_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "BRAM_LOGIC_OUTS_B6_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "BRAM_LOGIC_OUTS_B7_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "BRAM_LOGIC_OUTS_B8_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "BRAM_LOGIC_OUTS_B9_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "BRAM_LOGIC_OUTS_B10_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "BRAM_LOGIC_OUTS_B11_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "BRAM_LOGIC_OUTS_B12_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "BRAM_LOGIC_OUTS_B13_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "BRAM_LOGIC_OUTS_B14_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "BRAM_LOGIC_OUTS_B15_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "BRAM_LOGIC_OUTS_B16_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "BRAM_LOGIC_OUTS_B17_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "BRAM_LOGIC_OUTS_B18_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "BRAM_LOGIC_OUTS_B19_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "BRAM_LOGIC_OUTS_B20_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "BRAM_LOGIC_OUTS_B21_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "BRAM_LOGIC_OUTS_B22_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "BRAM_LOGIC_OUTS_B23_2" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_2" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_2" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_2" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_2" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_2" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_2" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_2" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_2" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_2" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_2" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_2" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_2" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_2" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_2" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_2" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_2" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_2" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_2" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_2" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_2" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_2" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_2" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_2" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_2" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_2" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_2" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_2" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_2" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_2" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_2" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_2" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_2" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_2" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_2" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_2" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_2" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_2" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_2" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_2" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_2" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_2" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_2" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_2" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_2" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_2" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_2" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_2" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_2" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_2" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_2" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_2" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_2" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_2" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_2" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_2" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_2" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_2" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_2" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_2" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_2" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_2" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_2" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_2" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_2" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_2" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_2" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_2" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_2" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_2" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_2" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_2" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_2" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_2" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_2" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_2" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_2" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_2" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_2" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_2" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_2" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_2" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_2" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "BRAM_INT_INTERFACE_R", "BRAM_R" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_3" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_3" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_3" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_3" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_3" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_3" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_3" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_3" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_3" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_3" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_3" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_3" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_3" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_3" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_3" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_3" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_3" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_3" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_3" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_3" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_3" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_3" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_3" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_3" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_3" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_3" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_3" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_3" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_3" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_3" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_3" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_3" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_3" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_3" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_3" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_3" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_3" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_3" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_3" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_3" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_3" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_3" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_3" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_3" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_3" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_3" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_3" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX0", "BRAM_IMUX0_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX1", "BRAM_IMUX1_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX2", "BRAM_IMUX2_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX3", "BRAM_IMUX3_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX4", "BRAM_IMUX4_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX5", "BRAM_IMUX5_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX6", "BRAM_IMUX6_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX7", "BRAM_IMUX7_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX8", "BRAM_IMUX8_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX9", "BRAM_IMUX9_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX10", "BRAM_IMUX10_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX11", "BRAM_IMUX11_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX12", "BRAM_IMUX12_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX13", "BRAM_IMUX13_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX14", "BRAM_IMUX14_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX15", "BRAM_IMUX15_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX16", "BRAM_IMUX16_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX17", "BRAM_IMUX17_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX18", "BRAM_IMUX18_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX19", "BRAM_IMUX19_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX20", "BRAM_IMUX20_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX21", "BRAM_IMUX21_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX22", "BRAM_IMUX22_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX23", "BRAM_IMUX23_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX24", "BRAM_IMUX24_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX25", "BRAM_IMUX25_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX26", "BRAM_IMUX26_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX27", "BRAM_IMUX27_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX28", "BRAM_IMUX28_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX29", "BRAM_IMUX29_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX30", "BRAM_IMUX30_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX31", "BRAM_IMUX31_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX32", "BRAM_IMUX32_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX33", "BRAM_IMUX33_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX34", "BRAM_IMUX34_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX35", "BRAM_IMUX35_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX36", "BRAM_IMUX36_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX37", "BRAM_IMUX37_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX38", "BRAM_IMUX38_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX39", "BRAM_IMUX39_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX40", "BRAM_IMUX40_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX41", "BRAM_IMUX41_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX42", "BRAM_IMUX42_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX43", "BRAM_IMUX43_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX44", "BRAM_IMUX44_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX45", "BRAM_IMUX45_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX46", "BRAM_IMUX46_UTURN_3" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX47", "BRAM_IMUX47_UTURN_3" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_3" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_3" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_3" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_3" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_3" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_3" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_3" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_3" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_3" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_3" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_3" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_3" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_3" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_3" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_3" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_3" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_3" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_3" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_3" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_3" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_3" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_3" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_3" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_3" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_3" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_3" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_3" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_3" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_3" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_3" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_3" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_3" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_3" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_3" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_3" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_3" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_3" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_3" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_3" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_3" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_3" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_3" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_3" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_3" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_3" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_3" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_3" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_3" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_3" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_3" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_3" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_3" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_3" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_3" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_3" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_3" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_3" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_3" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_3" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_3" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_3" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_3" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_3" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "BRAM_LOGIC_OUTS_B0_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "BRAM_LOGIC_OUTS_B1_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "BRAM_LOGIC_OUTS_B2_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "BRAM_LOGIC_OUTS_B3_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "BRAM_LOGIC_OUTS_B4_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "BRAM_LOGIC_OUTS_B5_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "BRAM_LOGIC_OUTS_B6_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "BRAM_LOGIC_OUTS_B7_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "BRAM_LOGIC_OUTS_B8_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "BRAM_LOGIC_OUTS_B9_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "BRAM_LOGIC_OUTS_B10_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "BRAM_LOGIC_OUTS_B11_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "BRAM_LOGIC_OUTS_B12_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "BRAM_LOGIC_OUTS_B13_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "BRAM_LOGIC_OUTS_B14_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "BRAM_LOGIC_OUTS_B15_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "BRAM_LOGIC_OUTS_B16_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "BRAM_LOGIC_OUTS_B17_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "BRAM_LOGIC_OUTS_B18_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "BRAM_LOGIC_OUTS_B19_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "BRAM_LOGIC_OUTS_B20_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "BRAM_LOGIC_OUTS_B21_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "BRAM_LOGIC_OUTS_B22_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "BRAM_LOGIC_OUTS_B23_3" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_3" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_3" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_3" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_3" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_3" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_3" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_3" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_3" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_3" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_3" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_3" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_3" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_3" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_3" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_3" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_3" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_3" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_3" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_3" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_3" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_3" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_3" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_3" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_3" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_3" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_3" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_3" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_3" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_3" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_3" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_3" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_3" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_3" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_3" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_3" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_3" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_3" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_3" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_3" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_3" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_3" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_3" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_3" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_3" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_3" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_3" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_3" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_3" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_3" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_3" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_3" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_3" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_3" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_3" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_3" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_3" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_3" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_3" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_3" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_3" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_3" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_3" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_3" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_3" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_3" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_3" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_3" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_3" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_3" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_3" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_3" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_3" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_3" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_3" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_3" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_3" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_3" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_3" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_3" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_3" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_3" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "BRAM_INT_INTERFACE_R", "BRAM_R" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "BRAM_IMUX0_4" ], [ "INT_INTERFACE_BRAM_IMUX1", "BRAM_IMUX1_4" ], [ "INT_INTERFACE_BRAM_IMUX2", "BRAM_IMUX2_4" ], [ "INT_INTERFACE_BRAM_IMUX3", "BRAM_IMUX3_4" ], [ "INT_INTERFACE_BRAM_IMUX4", "BRAM_IMUX4_4" ], [ "INT_INTERFACE_BRAM_IMUX5", "BRAM_IMUX5_4" ], [ "INT_INTERFACE_BRAM_IMUX6", "BRAM_IMUX6_4" ], [ "INT_INTERFACE_BRAM_IMUX7", "BRAM_IMUX7_4" ], [ "INT_INTERFACE_BRAM_IMUX8", "BRAM_IMUX8_4" ], [ "INT_INTERFACE_BRAM_IMUX9", "BRAM_IMUX9_4" ], [ "INT_INTERFACE_BRAM_IMUX10", "BRAM_IMUX10_4" ], [ "INT_INTERFACE_BRAM_IMUX11", "BRAM_IMUX11_4" ], [ "INT_INTERFACE_BRAM_IMUX12", "BRAM_IMUX12_4" ], [ "INT_INTERFACE_BRAM_IMUX13", "BRAM_IMUX13_4" ], [ "INT_INTERFACE_BRAM_IMUX14", "BRAM_IMUX14_4" ], [ "INT_INTERFACE_BRAM_IMUX15", "BRAM_IMUX15_4" ], [ "INT_INTERFACE_BRAM_IMUX16", "BRAM_IMUX16_4" ], [ "INT_INTERFACE_BRAM_IMUX17", "BRAM_IMUX17_4" ], [ "INT_INTERFACE_BRAM_IMUX18", "BRAM_IMUX18_4" ], [ "INT_INTERFACE_BRAM_IMUX19", "BRAM_IMUX19_4" ], [ "INT_INTERFACE_BRAM_IMUX20", "BRAM_IMUX20_4" ], [ "INT_INTERFACE_BRAM_IMUX21", "BRAM_IMUX21_4" ], [ "INT_INTERFACE_BRAM_IMUX22", "BRAM_IMUX22_4" ], [ "INT_INTERFACE_BRAM_IMUX23", "BRAM_IMUX23_4" ], [ "INT_INTERFACE_BRAM_IMUX24", "BRAM_IMUX24_4" ], [ "INT_INTERFACE_BRAM_IMUX25", "BRAM_IMUX25_4" ], [ "INT_INTERFACE_BRAM_IMUX26", "BRAM_IMUX26_4" ], [ "INT_INTERFACE_BRAM_IMUX27", "BRAM_IMUX27_4" ], [ "INT_INTERFACE_BRAM_IMUX28", "BRAM_IMUX28_4" ], [ "INT_INTERFACE_BRAM_IMUX29", "BRAM_IMUX29_4" ], [ "INT_INTERFACE_BRAM_IMUX30", "BRAM_IMUX30_4" ], [ "INT_INTERFACE_BRAM_IMUX31", "BRAM_IMUX31_4" ], [ "INT_INTERFACE_BRAM_IMUX32", "BRAM_IMUX32_4" ], [ "INT_INTERFACE_BRAM_IMUX33", "BRAM_IMUX33_4" ], [ "INT_INTERFACE_BRAM_IMUX34", "BRAM_IMUX34_4" ], [ "INT_INTERFACE_BRAM_IMUX35", "BRAM_IMUX35_4" ], [ "INT_INTERFACE_BRAM_IMUX36", "BRAM_IMUX36_4" ], [ "INT_INTERFACE_BRAM_IMUX37", "BRAM_IMUX37_4" ], [ "INT_INTERFACE_BRAM_IMUX38", "BRAM_IMUX38_4" ], [ "INT_INTERFACE_BRAM_IMUX39", "BRAM_IMUX39_4" ], [ "INT_INTERFACE_BRAM_IMUX40", "BRAM_IMUX40_4" ], [ "INT_INTERFACE_BRAM_IMUX41", "BRAM_IMUX41_4" ], [ "INT_INTERFACE_BRAM_IMUX42", "BRAM_IMUX42_4" ], [ "INT_INTERFACE_BRAM_IMUX43", "BRAM_IMUX43_4" ], [ "INT_INTERFACE_BRAM_IMUX44", "BRAM_IMUX44_4" ], [ "INT_INTERFACE_BRAM_IMUX45", "BRAM_IMUX45_4" ], [ "INT_INTERFACE_BRAM_IMUX46", "BRAM_IMUX46_4" ], [ "INT_INTERFACE_BRAM_IMUX47", "BRAM_IMUX47_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX0", "BRAM_IMUX0_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX1", "BRAM_IMUX1_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX2", "BRAM_IMUX2_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX3", "BRAM_IMUX3_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX4", "BRAM_IMUX4_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX5", "BRAM_IMUX5_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX6", "BRAM_IMUX6_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX7", "BRAM_IMUX7_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX8", "BRAM_IMUX8_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX9", "BRAM_IMUX9_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX10", "BRAM_IMUX10_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX11", "BRAM_IMUX11_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX12", "BRAM_IMUX12_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX13", "BRAM_IMUX13_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX14", "BRAM_IMUX14_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX15", "BRAM_IMUX15_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX16", "BRAM_IMUX16_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX17", "BRAM_IMUX17_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX18", "BRAM_IMUX18_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX19", "BRAM_IMUX19_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX20", "BRAM_IMUX20_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX21", "BRAM_IMUX21_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX22", "BRAM_IMUX22_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX23", "BRAM_IMUX23_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX24", "BRAM_IMUX24_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX25", "BRAM_IMUX25_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX26", "BRAM_IMUX26_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX27", "BRAM_IMUX27_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX28", "BRAM_IMUX28_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX29", "BRAM_IMUX29_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX30", "BRAM_IMUX30_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX31", "BRAM_IMUX31_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX32", "BRAM_IMUX32_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX33", "BRAM_IMUX33_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX34", "BRAM_IMUX34_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX35", "BRAM_IMUX35_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX36", "BRAM_IMUX36_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX37", "BRAM_IMUX37_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX38", "BRAM_IMUX38_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX39", "BRAM_IMUX39_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX40", "BRAM_IMUX40_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX41", "BRAM_IMUX41_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX42", "BRAM_IMUX42_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX43", "BRAM_IMUX43_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX44", "BRAM_IMUX44_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX45", "BRAM_IMUX45_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX46", "BRAM_IMUX46_UTURN_4" ], [ "INT_INTERFACE_BRAM_UTURN_R_IMUX47", "BRAM_IMUX47_UTURN_4" ], [ "INT_INTERFACE_BYP0", "BRAM_BYP0_4" ], [ "INT_INTERFACE_BYP1", "BRAM_BYP1_4" ], [ "INT_INTERFACE_BYP2", "BRAM_BYP2_4" ], [ "INT_INTERFACE_BYP3", "BRAM_BYP3_4" ], [ "INT_INTERFACE_BYP4", "BRAM_BYP4_4" ], [ "INT_INTERFACE_BYP5", "BRAM_BYP5_4" ], [ "INT_INTERFACE_BYP6", "BRAM_BYP6_4" ], [ "INT_INTERFACE_BYP7", "BRAM_BYP7_4" ], [ "INT_INTERFACE_CLK0", "BRAM_CLK0_4" ], [ "INT_INTERFACE_CLK1", "BRAM_CLK1_4" ], [ "INT_INTERFACE_CTRL0", "BRAM_CTRL0_4" ], [ "INT_INTERFACE_CTRL1", "BRAM_CTRL1_4" ], [ "INT_INTERFACE_EE2A0", "BRAM_EE2A0_4" ], [ "INT_INTERFACE_EE2A1", "BRAM_EE2A1_4" ], [ "INT_INTERFACE_EE2A2", "BRAM_EE2A2_4" ], [ "INT_INTERFACE_EE2A3", "BRAM_EE2A3_4" ], [ "INT_INTERFACE_EE2BEG0", "BRAM_EE2BEG0_4" ], [ "INT_INTERFACE_EE2BEG1", "BRAM_EE2BEG1_4" ], [ "INT_INTERFACE_EE2BEG2", "BRAM_EE2BEG2_4" ], [ "INT_INTERFACE_EE2BEG3", "BRAM_EE2BEG3_4" ], [ "INT_INTERFACE_EE4A0", "BRAM_EE4A0_4" ], [ "INT_INTERFACE_EE4A1", "BRAM_EE4A1_4" ], [ "INT_INTERFACE_EE4A2", "BRAM_EE4A2_4" ], [ "INT_INTERFACE_EE4A3", "BRAM_EE4A3_4" ], [ "INT_INTERFACE_EE4B0", "BRAM_EE4B0_4" ], [ "INT_INTERFACE_EE4B1", "BRAM_EE4B1_4" ], [ "INT_INTERFACE_EE4B2", "BRAM_EE4B2_4" ], [ "INT_INTERFACE_EE4B3", "BRAM_EE4B3_4" ], [ "INT_INTERFACE_EE4BEG0", "BRAM_EE4BEG0_4" ], [ "INT_INTERFACE_EE4BEG1", "BRAM_EE4BEG1_4" ], [ "INT_INTERFACE_EE4BEG2", "BRAM_EE4BEG2_4" ], [ "INT_INTERFACE_EE4BEG3", "BRAM_EE4BEG3_4" ], [ "INT_INTERFACE_EE4C0", "BRAM_EE4C0_4" ], [ "INT_INTERFACE_EE4C1", "BRAM_EE4C1_4" ], [ "INT_INTERFACE_EE4C2", "BRAM_EE4C2_4" ], [ "INT_INTERFACE_EE4C3", "BRAM_EE4C3_4" ], [ "INT_INTERFACE_EL1BEG0", "BRAM_EL1BEG0_4" ], [ "INT_INTERFACE_EL1BEG1", "BRAM_EL1BEG1_4" ], [ "INT_INTERFACE_EL1BEG2", "BRAM_EL1BEG2_4" ], [ "INT_INTERFACE_EL1BEG3", "BRAM_EL1BEG3_4" ], [ "INT_INTERFACE_ER1BEG0", "BRAM_ER1BEG0_4" ], [ "INT_INTERFACE_ER1BEG1", "BRAM_ER1BEG1_4" ], [ "INT_INTERFACE_ER1BEG2", "BRAM_ER1BEG2_4" ], [ "INT_INTERFACE_ER1BEG3", "BRAM_ER1BEG3_4" ], [ "INT_INTERFACE_FAN0", "BRAM_FAN0_4" ], [ "INT_INTERFACE_FAN1", "BRAM_FAN1_4" ], [ "INT_INTERFACE_FAN2", "BRAM_FAN2_4" ], [ "INT_INTERFACE_FAN3", "BRAM_FAN3_4" ], [ "INT_INTERFACE_FAN4", "BRAM_FAN4_4" ], [ "INT_INTERFACE_FAN5", "BRAM_FAN5_4" ], [ "INT_INTERFACE_FAN6", "BRAM_FAN6_4" ], [ "INT_INTERFACE_FAN7", "BRAM_FAN7_4" ], [ "INT_INTERFACE_LH1", "BRAM_LH1_4" ], [ "INT_INTERFACE_LH2", "BRAM_LH2_4" ], [ "INT_INTERFACE_LH3", "BRAM_LH3_4" ], [ "INT_INTERFACE_LH4", "BRAM_LH4_4" ], [ "INT_INTERFACE_LH5", "BRAM_LH5_4" ], [ "INT_INTERFACE_LH6", "BRAM_LH6_4" ], [ "INT_INTERFACE_LH7", "BRAM_LH7_4" ], [ "INT_INTERFACE_LH8", "BRAM_LH8_4" ], [ "INT_INTERFACE_LH9", "BRAM_LH9_4" ], [ "INT_INTERFACE_LH10", "BRAM_LH10_4" ], [ "INT_INTERFACE_LH11", "BRAM_LH11_4" ], [ "INT_INTERFACE_LH12", "BRAM_LH12_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "BRAM_LOGIC_OUTS_B0_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "BRAM_LOGIC_OUTS_B1_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "BRAM_LOGIC_OUTS_B2_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "BRAM_LOGIC_OUTS_B3_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "BRAM_LOGIC_OUTS_B4_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "BRAM_LOGIC_OUTS_B5_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "BRAM_LOGIC_OUTS_B6_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "BRAM_LOGIC_OUTS_B7_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "BRAM_LOGIC_OUTS_B8_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "BRAM_LOGIC_OUTS_B9_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "BRAM_LOGIC_OUTS_B10_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "BRAM_LOGIC_OUTS_B11_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "BRAM_LOGIC_OUTS_B12_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "BRAM_LOGIC_OUTS_B13_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "BRAM_LOGIC_OUTS_B14_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "BRAM_LOGIC_OUTS_B15_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "BRAM_LOGIC_OUTS_B16_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "BRAM_LOGIC_OUTS_B17_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "BRAM_LOGIC_OUTS_B18_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "BRAM_LOGIC_OUTS_B19_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "BRAM_LOGIC_OUTS_B20_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "BRAM_LOGIC_OUTS_B21_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "BRAM_LOGIC_OUTS_B22_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "BRAM_LOGIC_OUTS_B23_4" ], [ "INT_INTERFACE_MONITOR_N", "BRAM_MONITOR_N_4" ], [ "INT_INTERFACE_MONITOR_P", "BRAM_MONITOR_P_4" ], [ "INT_INTERFACE_NE2A0", "BRAM_NE2A0_4" ], [ "INT_INTERFACE_NE2A1", "BRAM_NE2A1_4" ], [ "INT_INTERFACE_NE2A2", "BRAM_NE2A2_4" ], [ "INT_INTERFACE_NE2A3", "BRAM_NE2A3_4" ], [ "INT_INTERFACE_NE4BEG0", "BRAM_NE4BEG0_4" ], [ "INT_INTERFACE_NE4BEG1", "BRAM_NE4BEG1_4" ], [ "INT_INTERFACE_NE4BEG2", "BRAM_NE4BEG2_4" ], [ "INT_INTERFACE_NE4BEG3", "BRAM_NE4BEG3_4" ], [ "INT_INTERFACE_NE4C0", "BRAM_NE4C0_4" ], [ "INT_INTERFACE_NE4C1", "BRAM_NE4C1_4" ], [ "INT_INTERFACE_NE4C2", "BRAM_NE4C2_4" ], [ "INT_INTERFACE_NE4C3", "BRAM_NE4C3_4" ], [ "INT_INTERFACE_NW2A0", "BRAM_NW2A0_4" ], [ "INT_INTERFACE_NW2A1", "BRAM_NW2A1_4" ], [ "INT_INTERFACE_NW2A2", "BRAM_NW2A2_4" ], [ "INT_INTERFACE_NW2A3", "BRAM_NW2A3_4" ], [ "INT_INTERFACE_NW4A0", "BRAM_NW4A0_4" ], [ "INT_INTERFACE_NW4A1", "BRAM_NW4A1_4" ], [ "INT_INTERFACE_NW4A2", "BRAM_NW4A2_4" ], [ "INT_INTERFACE_NW4A3", "BRAM_NW4A3_4" ], [ "INT_INTERFACE_NW4END0", "BRAM_NW4END0_4" ], [ "INT_INTERFACE_NW4END1", "BRAM_NW4END1_4" ], [ "INT_INTERFACE_NW4END2", "BRAM_NW4END2_4" ], [ "INT_INTERFACE_NW4END3", "BRAM_NW4END3_4" ], [ "INT_INTERFACE_SE2A0", "BRAM_SE2A0_4" ], [ "INT_INTERFACE_SE2A1", "BRAM_SE2A1_4" ], [ "INT_INTERFACE_SE2A2", "BRAM_SE2A2_4" ], [ "INT_INTERFACE_SE2A3", "BRAM_SE2A3_4" ], [ "INT_INTERFACE_SE4BEG0", "BRAM_SE4BEG0_4" ], [ "INT_INTERFACE_SE4BEG1", "BRAM_SE4BEG1_4" ], [ "INT_INTERFACE_SE4BEG2", "BRAM_SE4BEG2_4" ], [ "INT_INTERFACE_SE4BEG3", "BRAM_SE4BEG3_4" ], [ "INT_INTERFACE_SE4C0", "BRAM_SE4C0_4" ], [ "INT_INTERFACE_SE4C1", "BRAM_SE4C1_4" ], [ "INT_INTERFACE_SE4C2", "BRAM_SE4C2_4" ], [ "INT_INTERFACE_SE4C3", "BRAM_SE4C3_4" ], [ "INT_INTERFACE_SW2A0", "BRAM_SW2A0_4" ], [ "INT_INTERFACE_SW2A1", "BRAM_SW2A1_4" ], [ "INT_INTERFACE_SW2A2", "BRAM_SW2A2_4" ], [ "INT_INTERFACE_SW2A3", "BRAM_SW2A3_4" ], [ "INT_INTERFACE_SW4A0", "BRAM_SW4A0_4" ], [ "INT_INTERFACE_SW4A1", "BRAM_SW4A1_4" ], [ "INT_INTERFACE_SW4A2", "BRAM_SW4A2_4" ], [ "INT_INTERFACE_SW4A3", "BRAM_SW4A3_4" ], [ "INT_INTERFACE_SW4END0", "BRAM_SW4END0_4" ], [ "INT_INTERFACE_SW4END1", "BRAM_SW4END1_4" ], [ "INT_INTERFACE_SW4END2", "BRAM_SW4END2_4" ], [ "INT_INTERFACE_SW4END3", "BRAM_SW4END3_4" ], [ "INT_INTERFACE_WL1END0", "BRAM_WL1END0_4" ], [ "INT_INTERFACE_WL1END1", "BRAM_WL1END1_4" ], [ "INT_INTERFACE_WL1END2", "BRAM_WL1END2_4" ], [ "INT_INTERFACE_WL1END3", "BRAM_WL1END3_4" ], [ "INT_INTERFACE_WR1END0", "BRAM_WR1END0_4" ], [ "INT_INTERFACE_WR1END1", "BRAM_WR1END1_4" ], [ "INT_INTERFACE_WR1END2", "BRAM_WR1END2_4" ], [ "INT_INTERFACE_WR1END3", "BRAM_WR1END3_4" ], [ "INT_INTERFACE_WW2A0", "BRAM_WW2A0_4" ], [ "INT_INTERFACE_WW2A1", "BRAM_WW2A1_4" ], [ "INT_INTERFACE_WW2A2", "BRAM_WW2A2_4" ], [ "INT_INTERFACE_WW2A3", "BRAM_WW2A3_4" ], [ "INT_INTERFACE_WW2END0", "BRAM_WW2END0_4" ], [ "INT_INTERFACE_WW2END1", "BRAM_WW2END1_4" ], [ "INT_INTERFACE_WW2END2", "BRAM_WW2END2_4" ], [ "INT_INTERFACE_WW2END3", "BRAM_WW2END3_4" ], [ "INT_INTERFACE_WW4A0", "BRAM_WW4A0_4" ], [ "INT_INTERFACE_WW4A1", "BRAM_WW4A1_4" ], [ "INT_INTERFACE_WW4A2", "BRAM_WW4A2_4" ], [ "INT_INTERFACE_WW4A3", "BRAM_WW4A3_4" ], [ "INT_INTERFACE_WW4B0", "BRAM_WW4B0_4" ], [ "INT_INTERFACE_WW4B1", "BRAM_WW4B1_4" ], [ "INT_INTERFACE_WW4B2", "BRAM_WW4B2_4" ], [ "INT_INTERFACE_WW4B3", "BRAM_WW4B3_4" ], [ "INT_INTERFACE_WW4C0", "BRAM_WW4C0_4" ], [ "INT_INTERFACE_WW4C1", "BRAM_WW4C1_4" ], [ "INT_INTERFACE_WW4C2", "BRAM_WW4C2_4" ], [ "INT_INTERFACE_WW4C3", "BRAM_WW4C3_4" ], [ "INT_INTERFACE_WW4END0", "BRAM_WW4END0_4" ], [ "INT_INTERFACE_WW4END1", "BRAM_WW4END1_4" ], [ "INT_INTERFACE_WW4END2", "BRAM_WW4END2_4" ], [ "INT_INTERFACE_WW4END3", "BRAM_WW4END3_4" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "BRAM_INT_INTERFACE_R", "INT_R" ], "wire_pairs": [ [ "INT_INTERFACE_BRAM_IMUX0", "IMUX0" ], [ "INT_INTERFACE_BRAM_IMUX1", "IMUX1" ], [ "INT_INTERFACE_BRAM_IMUX2", "IMUX2" ], [ "INT_INTERFACE_BRAM_IMUX3", "IMUX3" ], [ "INT_INTERFACE_BRAM_IMUX4", "IMUX4" ], [ "INT_INTERFACE_BRAM_IMUX5", "IMUX5" ], [ "INT_INTERFACE_BRAM_IMUX6", "IMUX6" ], [ "INT_INTERFACE_BRAM_IMUX7", "IMUX7" ], [ "INT_INTERFACE_BRAM_IMUX8", "IMUX8" ], [ "INT_INTERFACE_BRAM_IMUX9", "IMUX9" ], [ "INT_INTERFACE_BRAM_IMUX10", "IMUX10" ], [ "INT_INTERFACE_BRAM_IMUX11", "IMUX11" ], [ "INT_INTERFACE_BRAM_IMUX12", "IMUX12" ], [ "INT_INTERFACE_BRAM_IMUX13", "IMUX13" ], [ "INT_INTERFACE_BRAM_IMUX14", "IMUX14" ], [ "INT_INTERFACE_BRAM_IMUX15", "IMUX15" ], [ "INT_INTERFACE_BRAM_IMUX16", "IMUX16" ], [ "INT_INTERFACE_BRAM_IMUX17", "IMUX17" ], [ "INT_INTERFACE_BRAM_IMUX18", "IMUX18" ], [ "INT_INTERFACE_BRAM_IMUX19", "IMUX19" ], [ "INT_INTERFACE_BRAM_IMUX20", "IMUX20" ], [ "INT_INTERFACE_BRAM_IMUX21", "IMUX21" ], [ "INT_INTERFACE_BRAM_IMUX22", "IMUX22" ], [ "INT_INTERFACE_BRAM_IMUX23", "IMUX23" ], [ "INT_INTERFACE_BRAM_IMUX24", "IMUX24" ], [ "INT_INTERFACE_BRAM_IMUX25", "IMUX25" ], [ "INT_INTERFACE_BRAM_IMUX26", "IMUX26" ], [ "INT_INTERFACE_BRAM_IMUX27", "IMUX27" ], [ "INT_INTERFACE_BRAM_IMUX28", "IMUX28" ], [ "INT_INTERFACE_BRAM_IMUX29", "IMUX29" ], [ "INT_INTERFACE_BRAM_IMUX30", "IMUX30" ], [ "INT_INTERFACE_BRAM_IMUX31", "IMUX31" ], [ "INT_INTERFACE_BRAM_IMUX32", "IMUX32" ], [ "INT_INTERFACE_BRAM_IMUX33", "IMUX33" ], [ "INT_INTERFACE_BRAM_IMUX34", "IMUX34" ], [ "INT_INTERFACE_BRAM_IMUX35", "IMUX35" ], [ "INT_INTERFACE_BRAM_IMUX36", "IMUX36" ], [ "INT_INTERFACE_BRAM_IMUX37", "IMUX37" ], [ "INT_INTERFACE_BRAM_IMUX38", "IMUX38" ], [ "INT_INTERFACE_BRAM_IMUX39", "IMUX39" ], [ "INT_INTERFACE_BRAM_IMUX40", "IMUX40" ], [ "INT_INTERFACE_BRAM_IMUX41", "IMUX41" ], [ "INT_INTERFACE_BRAM_IMUX42", "IMUX42" ], [ "INT_INTERFACE_BRAM_IMUX43", "IMUX43" ], [ "INT_INTERFACE_BRAM_IMUX44", "IMUX44" ], [ "INT_INTERFACE_BRAM_IMUX45", "IMUX45" ], [ "INT_INTERFACE_BRAM_IMUX46", "IMUX46" ], [ "INT_INTERFACE_BRAM_IMUX47", "IMUX47" ], [ "INT_INTERFACE_BYP0", "BYP0" ], [ "INT_INTERFACE_BYP1", "BYP1" ], [ "INT_INTERFACE_BYP2", "BYP2" ], [ "INT_INTERFACE_BYP3", "BYP3" ], [ "INT_INTERFACE_BYP4", "BYP4" ], [ "INT_INTERFACE_BYP5", "BYP5" ], [ "INT_INTERFACE_BYP6", "BYP6" ], [ "INT_INTERFACE_BYP7", "BYP7" ], [ "INT_INTERFACE_CLK0", "CLK0" ], [ "INT_INTERFACE_CLK1", "CLK1" ], [ "INT_INTERFACE_CTRL0", "CTRL0" ], [ "INT_INTERFACE_CTRL1", "CTRL1" ], [ "INT_INTERFACE_EE2A0", "EE2A0" ], [ "INT_INTERFACE_EE2A1", "EE2A1" ], [ "INT_INTERFACE_EE2A2", "EE2A2" ], [ "INT_INTERFACE_EE2A3", "EE2A3" ], [ "INT_INTERFACE_EE2BEG0", "EE2BEG0" ], [ "INT_INTERFACE_EE2BEG1", "EE2BEG1" ], [ "INT_INTERFACE_EE2BEG2", "EE2BEG2" ], [ "INT_INTERFACE_EE2BEG3", "EE2BEG3" ], [ "INT_INTERFACE_EE4A0", "EE4A0" ], [ "INT_INTERFACE_EE4A1", "EE4A1" ], [ "INT_INTERFACE_EE4A2", "EE4A2" ], [ "INT_INTERFACE_EE4A3", "EE4A3" ], [ "INT_INTERFACE_EE4B0", "EE4B0" ], [ "INT_INTERFACE_EE4B1", "EE4B1" ], [ "INT_INTERFACE_EE4B2", "EE4B2" ], [ "INT_INTERFACE_EE4B3", "EE4B3" ], [ "INT_INTERFACE_EE4BEG0", "EE4BEG0" ], [ "INT_INTERFACE_EE4BEG1", "EE4BEG1" ], [ "INT_INTERFACE_EE4BEG2", "EE4BEG2" ], [ "INT_INTERFACE_EE4BEG3", "EE4BEG3" ], [ "INT_INTERFACE_EE4C0", "EE4C0" ], [ "INT_INTERFACE_EE4C1", "EE4C1" ], [ "INT_INTERFACE_EE4C2", "EE4C2" ], [ "INT_INTERFACE_EE4C3", "EE4C3" ], [ "INT_INTERFACE_EL1BEG0", "EL1BEG0" ], [ "INT_INTERFACE_EL1BEG1", "EL1BEG1" ], [ "INT_INTERFACE_EL1BEG2", "EL1BEG2" ], [ "INT_INTERFACE_EL1BEG3", "EL1BEG3" ], [ "INT_INTERFACE_ER1BEG0", "ER1BEG0" ], [ "INT_INTERFACE_ER1BEG1", "ER1BEG1" ], [ "INT_INTERFACE_ER1BEG2", "ER1BEG2" ], [ "INT_INTERFACE_ER1BEG3", "ER1BEG3" ], [ "INT_INTERFACE_FAN0", "FAN0" ], [ "INT_INTERFACE_FAN1", "FAN1" ], [ "INT_INTERFACE_FAN2", "FAN2" ], [ "INT_INTERFACE_FAN3", "FAN3" ], [ "INT_INTERFACE_FAN4", "FAN4" ], [ "INT_INTERFACE_FAN5", "FAN5" ], [ "INT_INTERFACE_FAN6", "FAN6" ], [ "INT_INTERFACE_FAN7", "FAN7" ], [ "INT_INTERFACE_LH1", "LH1" ], [ "INT_INTERFACE_LH2", "LH2" ], [ "INT_INTERFACE_LH3", "LH3" ], [ "INT_INTERFACE_LH4", "LH4" ], [ "INT_INTERFACE_LH5", "LH5" ], [ "INT_INTERFACE_LH6", "LH6" ], [ "INT_INTERFACE_LH7", "LH7" ], [ "INT_INTERFACE_LH8", "LH8" ], [ "INT_INTERFACE_LH9", "LH9" ], [ "INT_INTERFACE_LH10", "LH10" ], [ "INT_INTERFACE_LH11", "LH11" ], [ "INT_INTERFACE_LH12", "LH12" ], [ "INT_INTERFACE_LOGIC_OUTS0", "LOGIC_OUTS0" ], [ "INT_INTERFACE_LOGIC_OUTS1", "LOGIC_OUTS1" ], [ "INT_INTERFACE_LOGIC_OUTS2", "LOGIC_OUTS2" ], [ "INT_INTERFACE_LOGIC_OUTS3", "LOGIC_OUTS3" ], [ "INT_INTERFACE_LOGIC_OUTS4", "LOGIC_OUTS4" ], [ "INT_INTERFACE_LOGIC_OUTS5", "LOGIC_OUTS5" ], [ "INT_INTERFACE_LOGIC_OUTS6", "LOGIC_OUTS6" ], [ "INT_INTERFACE_LOGIC_OUTS7", "LOGIC_OUTS7" ], [ "INT_INTERFACE_LOGIC_OUTS8", "LOGIC_OUTS8" ], [ "INT_INTERFACE_LOGIC_OUTS9", "LOGIC_OUTS9" ], [ "INT_INTERFACE_LOGIC_OUTS10", "LOGIC_OUTS10" ], [ "INT_INTERFACE_LOGIC_OUTS11", "LOGIC_OUTS11" ], [ "INT_INTERFACE_LOGIC_OUTS12", "LOGIC_OUTS12" ], [ "INT_INTERFACE_LOGIC_OUTS13", "LOGIC_OUTS13" ], [ "INT_INTERFACE_LOGIC_OUTS14", "LOGIC_OUTS14" ], [ "INT_INTERFACE_LOGIC_OUTS15", "LOGIC_OUTS15" ], [ "INT_INTERFACE_LOGIC_OUTS16", "LOGIC_OUTS16" ], [ "INT_INTERFACE_LOGIC_OUTS17", "LOGIC_OUTS17" ], [ "INT_INTERFACE_LOGIC_OUTS18", "LOGIC_OUTS18" ], [ "INT_INTERFACE_LOGIC_OUTS19", "LOGIC_OUTS19" ], [ "INT_INTERFACE_LOGIC_OUTS20", "LOGIC_OUTS20" ], [ "INT_INTERFACE_LOGIC_OUTS21", "LOGIC_OUTS21" ], [ "INT_INTERFACE_LOGIC_OUTS22", "LOGIC_OUTS22" ], [ "INT_INTERFACE_LOGIC_OUTS23", "LOGIC_OUTS23" ], [ "INT_INTERFACE_MONITOR_N", "MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "NE2A0" ], [ "INT_INTERFACE_NE2A1", "NE2A1" ], [ "INT_INTERFACE_NE2A2", "NE2A2" ], [ "INT_INTERFACE_NE2A3", "NE2A3" ], [ "INT_INTERFACE_NE4BEG0", "NE6BEG0" ], [ "INT_INTERFACE_NE4BEG1", "NE6BEG1" ], [ "INT_INTERFACE_NE4BEG2", "NE6BEG2" ], [ "INT_INTERFACE_NE4BEG3", "NE6BEG3" ], [ "INT_INTERFACE_NE4C0", "NE6E0" ], [ "INT_INTERFACE_NE4C1", "NE6E1" ], [ "INT_INTERFACE_NE4C2", "NE6E2" ], [ "INT_INTERFACE_NE4C3", "NE6E3" ], [ "INT_INTERFACE_NW2A0", "NW2END0" ], [ "INT_INTERFACE_NW2A1", "NW2END1" ], [ "INT_INTERFACE_NW2A2", "NW2END2" ], [ "INT_INTERFACE_NW2A3", "NW2END3" ], [ "INT_INTERFACE_NW4A0", "NW6A0" ], [ "INT_INTERFACE_NW4A1", "NW6A1" ], [ "INT_INTERFACE_NW4A2", "NW6A2" ], [ "INT_INTERFACE_NW4A3", "NW6A3" ], [ "INT_INTERFACE_NW4END0", "NW6END0" ], [ "INT_INTERFACE_NW4END1", "NW6END1" ], [ "INT_INTERFACE_NW4END2", "NW6END2" ], [ "INT_INTERFACE_NW4END3", "NW6END3" ], [ "INT_INTERFACE_SE2A0", "SE2A0" ], [ "INT_INTERFACE_SE2A1", "SE2A1" ], [ "INT_INTERFACE_SE2A2", "SE2A2" ], [ "INT_INTERFACE_SE2A3", "SE2A3" ], [ "INT_INTERFACE_SE4BEG0", "SE6BEG0" ], [ "INT_INTERFACE_SE4BEG1", "SE6BEG1" ], [ "INT_INTERFACE_SE4BEG2", "SE6BEG2" ], [ "INT_INTERFACE_SE4BEG3", "SE6BEG3" ], [ "INT_INTERFACE_SE4C0", "SE6E0" ], [ "INT_INTERFACE_SE4C1", "SE6E1" ], [ "INT_INTERFACE_SE4C2", "SE6E2" ], [ "INT_INTERFACE_SE4C3", "SE6E3" ], [ "INT_INTERFACE_SW2A0", "SW2END0" ], [ "INT_INTERFACE_SW2A1", "SW2END1" ], [ "INT_INTERFACE_SW2A2", "SW2END2" ], [ "INT_INTERFACE_SW2A3", "SW2END3" ], [ "INT_INTERFACE_SW4A0", "SW6A0" ], [ "INT_INTERFACE_SW4A1", "SW6A1" ], [ "INT_INTERFACE_SW4A2", "SW6A2" ], [ "INT_INTERFACE_SW4A3", "SW6A3" ], [ "INT_INTERFACE_SW4END0", "SW6END0" ], [ "INT_INTERFACE_SW4END1", "SW6END1" ], [ "INT_INTERFACE_SW4END2", "SW6END2" ], [ "INT_INTERFACE_SW4END3", "SW6END3" ], [ "INT_INTERFACE_WL1END0", "WL1END0" ], [ "INT_INTERFACE_WL1END1", "WL1END1" ], [ "INT_INTERFACE_WL1END2", "WL1END2" ], [ "INT_INTERFACE_WL1END3", "WL1END3" ], [ "INT_INTERFACE_WR1END0", "WR1END0" ], [ "INT_INTERFACE_WR1END1", "WR1END1" ], [ "INT_INTERFACE_WR1END2", "WR1END2" ], [ "INT_INTERFACE_WR1END3", "WR1END3" ], [ "INT_INTERFACE_WW2A0", "WW2A0" ], [ "INT_INTERFACE_WW2A1", "WW2A1" ], [ "INT_INTERFACE_WW2A2", "WW2A2" ], [ "INT_INTERFACE_WW2A3", "WW2A3" ], [ "INT_INTERFACE_WW2END0", "WW2END0" ], [ "INT_INTERFACE_WW2END1", "WW2END1" ], [ "INT_INTERFACE_WW2END2", "WW2END2" ], [ "INT_INTERFACE_WW2END3", "WW2END3" ], [ "INT_INTERFACE_WW4A0", "WW4A0" ], [ "INT_INTERFACE_WW4A1", "WW4A1" ], [ "INT_INTERFACE_WW4A2", "WW4A2" ], [ "INT_INTERFACE_WW4A3", "WW4A3" ], [ "INT_INTERFACE_WW4B0", "WW4B0" ], [ "INT_INTERFACE_WW4B1", "WW4B1" ], [ "INT_INTERFACE_WW4B2", "WW4B2" ], [ "INT_INTERFACE_WW4B3", "WW4B3" ], [ "INT_INTERFACE_WW4C0", "WW4C0" ], [ "INT_INTERFACE_WW4C1", "WW4C1" ], [ "INT_INTERFACE_WW4C2", "WW4C2" ], [ "INT_INTERFACE_WW4C3", "WW4C3" ], [ "INT_INTERFACE_WW4END0", "WW4END0" ], [ "INT_INTERFACE_WW4END1", "WW4END1" ], [ "INT_INTERFACE_WW4END2", "WW4END2" ], [ "INT_INTERFACE_WW4END3", "WW4END3" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "BRAM_L", "BRAM_L" ], "wire_pairs": [ [ "BRAM_CASCINTOP_ADDRARDADDRU0", "BRAM_CASCOUT_ADDRARDADDRU0" ], [ "BRAM_CASCINTOP_ADDRARDADDRU1", "BRAM_CASCOUT_ADDRARDADDRU1" ], [ "BRAM_CASCINTOP_ADDRARDADDRU2", "BRAM_CASCOUT_ADDRARDADDRU2" ], [ "BRAM_CASCINTOP_ADDRARDADDRU3", "BRAM_CASCOUT_ADDRARDADDRU3" ], [ "BRAM_CASCINTOP_ADDRARDADDRU4", "BRAM_CASCOUT_ADDRARDADDRU4" ], [ "BRAM_CASCINTOP_ADDRARDADDRU5", "BRAM_CASCOUT_ADDRARDADDRU5" ], [ "BRAM_CASCINTOP_ADDRARDADDRU6", "BRAM_CASCOUT_ADDRARDADDRU6" ], [ "BRAM_CASCINTOP_ADDRARDADDRU7", "BRAM_CASCOUT_ADDRARDADDRU7" ], [ "BRAM_CASCINTOP_ADDRARDADDRU8", "BRAM_CASCOUT_ADDRARDADDRU8" ], [ "BRAM_CASCINTOP_ADDRARDADDRU9", "BRAM_CASCOUT_ADDRARDADDRU9" ], [ "BRAM_CASCINTOP_ADDRARDADDRU10", "BRAM_CASCOUT_ADDRARDADDRU10" ], [ "BRAM_CASCINTOP_ADDRARDADDRU11", "BRAM_CASCOUT_ADDRARDADDRU11" ], [ "BRAM_CASCINTOP_ADDRARDADDRU12", "BRAM_CASCOUT_ADDRARDADDRU12" ], [ "BRAM_CASCINTOP_ADDRARDADDRU13", "BRAM_CASCOUT_ADDRARDADDRU13" ], [ "BRAM_CASCINTOP_ADDRARDADDRU14", "BRAM_CASCOUT_ADDRARDADDRU14" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU0", "BRAM_CASCOUT_ADDRBWRADDRU0" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU1", "BRAM_CASCOUT_ADDRBWRADDRU1" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU2", "BRAM_CASCOUT_ADDRBWRADDRU2" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU3", "BRAM_CASCOUT_ADDRBWRADDRU3" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU4", "BRAM_CASCOUT_ADDRBWRADDRU4" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU5", "BRAM_CASCOUT_ADDRBWRADDRU5" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU6", "BRAM_CASCOUT_ADDRBWRADDRU6" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU7", "BRAM_CASCOUT_ADDRBWRADDRU7" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU8", "BRAM_CASCOUT_ADDRBWRADDRU8" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU9", "BRAM_CASCOUT_ADDRBWRADDRU9" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU10", "BRAM_CASCOUT_ADDRBWRADDRU10" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU11", "BRAM_CASCOUT_ADDRBWRADDRU11" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU12", "BRAM_CASCOUT_ADDRBWRADDRU12" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU13", "BRAM_CASCOUT_ADDRBWRADDRU13" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU14", "BRAM_CASCOUT_ADDRBWRADDRU14" ], [ "BRAM_PMVBRAM_O", "BRAM_PMVBRAM_O_1" ], [ "BRAM_PMVBRAM_ODIV2", "BRAM_PMVBRAM_ODIV2_1" ], [ "BRAM_PMVBRAM_O_1", "BRAM_PMVBRAM_O_2" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "BRAM_L", "BRAM_L" ], "wire_pairs": [ [ "BRAM_CASCINBOT_ADDRARDADDRU0", "BRAM_CASCOUT_ADDRARDADDRU0" ], [ "BRAM_CASCINBOT_ADDRARDADDRU1", "BRAM_CASCOUT_ADDRARDADDRU1" ], [ "BRAM_CASCINBOT_ADDRARDADDRU2", "BRAM_CASCOUT_ADDRARDADDRU2" ], [ "BRAM_CASCINBOT_ADDRARDADDRU3", "BRAM_CASCOUT_ADDRARDADDRU3" ], [ "BRAM_CASCINBOT_ADDRARDADDRU4", "BRAM_CASCOUT_ADDRARDADDRU4" ], [ "BRAM_CASCINBOT_ADDRARDADDRU5", "BRAM_CASCOUT_ADDRARDADDRU5" ], [ "BRAM_CASCINBOT_ADDRARDADDRU6", "BRAM_CASCOUT_ADDRARDADDRU6" ], [ "BRAM_CASCINBOT_ADDRARDADDRU7", "BRAM_CASCOUT_ADDRARDADDRU7" ], [ "BRAM_CASCINBOT_ADDRARDADDRU8", "BRAM_CASCOUT_ADDRARDADDRU8" ], [ "BRAM_CASCINBOT_ADDRARDADDRU9", "BRAM_CASCOUT_ADDRARDADDRU9" ], [ "BRAM_CASCINBOT_ADDRARDADDRU10", "BRAM_CASCOUT_ADDRARDADDRU10" ], [ "BRAM_CASCINBOT_ADDRARDADDRU11", "BRAM_CASCOUT_ADDRARDADDRU11" ], [ "BRAM_CASCINBOT_ADDRARDADDRU12", "BRAM_CASCOUT_ADDRARDADDRU12" ], [ "BRAM_CASCINBOT_ADDRARDADDRU13", "BRAM_CASCOUT_ADDRARDADDRU13" ], [ "BRAM_CASCINBOT_ADDRARDADDRU14", "BRAM_CASCOUT_ADDRARDADDRU14" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU0", "BRAM_CASCOUT_ADDRBWRADDRU0" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU1", "BRAM_CASCOUT_ADDRBWRADDRU1" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU2", "BRAM_CASCOUT_ADDRBWRADDRU2" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU3", "BRAM_CASCOUT_ADDRBWRADDRU3" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU4", "BRAM_CASCOUT_ADDRBWRADDRU4" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU5", "BRAM_CASCOUT_ADDRBWRADDRU5" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU6", "BRAM_CASCOUT_ADDRBWRADDRU6" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU7", "BRAM_CASCOUT_ADDRBWRADDRU7" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU8", "BRAM_CASCOUT_ADDRBWRADDRU8" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU9", "BRAM_CASCOUT_ADDRBWRADDRU9" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU10", "BRAM_CASCOUT_ADDRBWRADDRU10" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU11", "BRAM_CASCOUT_ADDRBWRADDRU11" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU12", "BRAM_CASCOUT_ADDRBWRADDRU12" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU13", "BRAM_CASCOUT_ADDRBWRADDRU13" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU14", "BRAM_CASCOUT_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEINA", "BRAM_FIFO36_CASCADEOUTA_1" ], [ "BRAM_FIFO36_CASCADEINB", "BRAM_FIFO36_CASCADEOUTB_1" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "BRAM_L", "BRKH_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINTOP_ADDRARDADDRU0", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCINTOP_ADDRARDADDRU1", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCINTOP_ADDRARDADDRU2", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCINTOP_ADDRARDADDRU3", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCINTOP_ADDRARDADDRU4", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCINTOP_ADDRARDADDRU5", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCINTOP_ADDRARDADDRU6", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCINTOP_ADDRARDADDRU7", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCINTOP_ADDRARDADDRU8", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCINTOP_ADDRARDADDRU9", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCINTOP_ADDRARDADDRU10", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCINTOP_ADDRARDADDRU11", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCINTOP_ADDRARDADDRU12", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCINTOP_ADDRARDADDRU13", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCINTOP_ADDRARDADDRU14", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU0", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU1", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU2", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU3", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU4", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU5", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU6", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU7", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU8", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU9", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU10", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU11", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU12", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU13", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU14", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEOUTA_1", "BRKH_BRAM_CASCADEA_L" ], [ "BRAM_FIFO36_CASCADEOUTB_1", "BRKH_BRAM_CASCADEB_L" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRAM_L", "BRKH_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINBOT_ADDRARDADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCINBOT_ADDRARDADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCINBOT_ADDRARDADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCINBOT_ADDRARDADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCINBOT_ADDRARDADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCINBOT_ADDRARDADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCINBOT_ADDRARDADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCINBOT_ADDRARDADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCINBOT_ADDRARDADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCINBOT_ADDRARDADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCINBOT_ADDRARDADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCINBOT_ADDRARDADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCINBOT_ADDRARDADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCINBOT_ADDRARDADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCINBOT_ADDRARDADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEINA", "BRKH_BRAM_CASCADEA_L" ], [ "BRAM_FIFO36_CASCADEINB", "BRKH_BRAM_CASCADEB_L" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "BRAM_L", "CLBLM_R" ], "wire_pairs": [ [ "BRAM_EE2A0_4", "CLBLM_EE2A0" ], [ "BRAM_EE2A1_4", "CLBLM_EE2A1" ], [ "BRAM_EE2A2_4", "CLBLM_EE2A2" ], [ "BRAM_EE2A3_4", "CLBLM_EE2A3" ], [ "BRAM_EE2BEG0_4", "CLBLM_EE2BEG0" ], [ "BRAM_EE2BEG1_4", "CLBLM_EE2BEG1" ], [ "BRAM_EE2BEG2_4", "CLBLM_EE2BEG2" ], [ "BRAM_EE2BEG3_4", "CLBLM_EE2BEG3" ], [ "BRAM_EE4A0_4", "CLBLM_EE4A0" ], [ "BRAM_EE4A1_4", "CLBLM_EE4A1" ], [ "BRAM_EE4A2_4", "CLBLM_EE4A2" ], [ "BRAM_EE4A3_4", "CLBLM_EE4A3" ], [ "BRAM_EE4B0_4", "CLBLM_EE4B0" ], [ "BRAM_EE4B1_4", "CLBLM_EE4B1" ], [ "BRAM_EE4B2_4", "CLBLM_EE4B2" ], [ "BRAM_EE4B3_4", "CLBLM_EE4B3" ], [ "BRAM_EE4BEG0_4", "CLBLM_EE4BEG0" ], [ "BRAM_EE4BEG1_4", "CLBLM_EE4BEG1" ], [ "BRAM_EE4BEG2_4", "CLBLM_EE4BEG2" ], [ "BRAM_EE4BEG3_4", "CLBLM_EE4BEG3" ], [ "BRAM_EE4C0_4", "CLBLM_EE4C0" ], [ "BRAM_EE4C1_4", "CLBLM_EE4C1" ], [ "BRAM_EE4C2_4", "CLBLM_EE4C2" ], [ "BRAM_EE4C3_4", "CLBLM_EE4C3" ], [ "BRAM_EL1BEG0_4", "CLBLM_EL1BEG0" ], [ "BRAM_EL1BEG1_4", "CLBLM_EL1BEG1" ], [ "BRAM_EL1BEG2_4", "CLBLM_EL1BEG2" ], [ "BRAM_EL1BEG3_4", "CLBLM_EL1BEG3" ], [ "BRAM_ER1BEG0_4", "CLBLM_ER1BEG0" ], [ "BRAM_ER1BEG1_4", "CLBLM_ER1BEG1" ], [ "BRAM_ER1BEG2_4", "CLBLM_ER1BEG2" ], [ "BRAM_ER1BEG3_4", "CLBLM_ER1BEG3" ], [ "BRAM_LH1_4", "CLBLM_LH1" ], [ "BRAM_LH2_4", "CLBLM_LH2" ], [ "BRAM_LH3_4", "CLBLM_LH3" ], [ "BRAM_LH4_4", "CLBLM_LH4" ], [ "BRAM_LH5_4", "CLBLM_LH5" ], [ "BRAM_LH6_4", "CLBLM_LH6" ], [ "BRAM_LH7_4", "CLBLM_LH7" ], [ "BRAM_LH8_4", "CLBLM_LH8" ], [ "BRAM_LH9_4", "CLBLM_LH9" ], [ "BRAM_LH10_4", "CLBLM_LH10" ], [ "BRAM_LH11_4", "CLBLM_LH11" ], [ "BRAM_LH12_4", "CLBLM_LH12" ], [ "BRAM_MONITOR_N_4", "CLBLM_MONITOR_N" ], [ "BRAM_MONITOR_P_4", "CLBLM_MONITOR_P" ], [ "BRAM_NE2A0_4", "CLBLM_NE2A0" ], [ "BRAM_NE2A1_4", "CLBLM_NE2A1" ], [ "BRAM_NE2A2_4", "CLBLM_NE2A2" ], [ "BRAM_NE2A3_4", "CLBLM_NE2A3" ], [ "BRAM_NE4BEG0_4", "CLBLM_NE4BEG0" ], [ "BRAM_NE4BEG1_4", "CLBLM_NE4BEG1" ], [ "BRAM_NE4BEG2_4", "CLBLM_NE4BEG2" ], [ "BRAM_NE4BEG3_4", "CLBLM_NE4BEG3" ], [ "BRAM_NE4C0_4", "CLBLM_NE4C0" ], [ "BRAM_NE4C1_4", "CLBLM_NE4C1" ], [ "BRAM_NE4C2_4", "CLBLM_NE4C2" ], [ "BRAM_NE4C3_4", "CLBLM_NE4C3" ], [ "BRAM_NW2A0_4", "CLBLM_NW2A0" ], [ "BRAM_NW2A1_4", "CLBLM_NW2A1" ], [ "BRAM_NW2A2_4", "CLBLM_NW2A2" ], [ "BRAM_NW2A3_4", "CLBLM_NW2A3" ], [ "BRAM_NW4A0_4", "CLBLM_NW4A0" ], [ "BRAM_NW4A1_4", "CLBLM_NW4A1" ], [ "BRAM_NW4A2_4", "CLBLM_NW4A2" ], [ "BRAM_NW4A3_4", "CLBLM_NW4A3" ], [ "BRAM_NW4END0_4", "CLBLM_NW4END0" ], [ "BRAM_NW4END1_4", "CLBLM_NW4END1" ], [ "BRAM_NW4END2_4", "CLBLM_NW4END2" ], [ "BRAM_NW4END3_4", "CLBLM_NW4END3" ], [ "BRAM_SE2A0_4", "CLBLM_SE2A0" ], [ "BRAM_SE2A1_4", "CLBLM_SE2A1" ], [ "BRAM_SE2A2_4", "CLBLM_SE2A2" ], [ "BRAM_SE2A3_4", "CLBLM_SE2A3" ], [ "BRAM_SE4BEG0_4", "CLBLM_SE4BEG0" ], [ "BRAM_SE4BEG1_4", "CLBLM_SE4BEG1" ], [ "BRAM_SE4BEG2_4", "CLBLM_SE4BEG2" ], [ "BRAM_SE4BEG3_4", "CLBLM_SE4BEG3" ], [ "BRAM_SE4C0_4", "CLBLM_SE4C0" ], [ "BRAM_SE4C1_4", "CLBLM_SE4C1" ], [ "BRAM_SE4C2_4", "CLBLM_SE4C2" ], [ "BRAM_SE4C3_4", "CLBLM_SE4C3" ], [ "BRAM_SW2A0_4", "CLBLM_SW2A0" ], [ "BRAM_SW2A1_4", "CLBLM_SW2A1" ], [ "BRAM_SW2A2_4", "CLBLM_SW2A2" ], [ "BRAM_SW2A3_4", "CLBLM_SW2A3" ], [ "BRAM_SW4A0_4", "CLBLM_SW4A0" ], [ "BRAM_SW4A1_4", "CLBLM_SW4A1" ], [ "BRAM_SW4A2_4", "CLBLM_SW4A2" ], [ "BRAM_SW4A3_4", "CLBLM_SW4A3" ], [ "BRAM_SW4END0_4", "CLBLM_SW4END0" ], [ "BRAM_SW4END1_4", "CLBLM_SW4END1" ], [ "BRAM_SW4END2_4", "CLBLM_SW4END2" ], [ "BRAM_SW4END3_4", "CLBLM_SW4END3" ], [ "BRAM_WL1END0_4", "CLBLM_WL1END0" ], [ "BRAM_WL1END1_4", "CLBLM_WL1END1" ], [ "BRAM_WL1END2_4", "CLBLM_WL1END2" ], [ "BRAM_WL1END3_4", "CLBLM_WL1END3" ], [ "BRAM_WR1END0_4", "CLBLM_WR1END0" ], [ "BRAM_WR1END1_4", "CLBLM_WR1END1" ], [ "BRAM_WR1END2_4", "CLBLM_WR1END2" ], [ "BRAM_WR1END3_4", "CLBLM_WR1END3" ], [ "BRAM_WW2A0_4", "CLBLM_WW2A0" ], [ "BRAM_WW2A1_4", "CLBLM_WW2A1" ], [ "BRAM_WW2A2_4", "CLBLM_WW2A2" ], [ "BRAM_WW2A3_4", "CLBLM_WW2A3" ], [ "BRAM_WW2END0_4", "CLBLM_WW2END0" ], [ "BRAM_WW2END1_4", "CLBLM_WW2END1" ], [ "BRAM_WW2END2_4", "CLBLM_WW2END2" ], [ "BRAM_WW2END3_4", "CLBLM_WW2END3" ], [ "BRAM_WW4A0_4", "CLBLM_WW4A0" ], [ "BRAM_WW4A1_4", "CLBLM_WW4A1" ], [ "BRAM_WW4A2_4", "CLBLM_WW4A2" ], [ "BRAM_WW4A3_4", "CLBLM_WW4A3" ], [ "BRAM_WW4B0_4", "CLBLM_WW4B0" ], [ "BRAM_WW4B1_4", "CLBLM_WW4B1" ], [ "BRAM_WW4B2_4", "CLBLM_WW4B2" ], [ "BRAM_WW4B3_4", "CLBLM_WW4B3" ], [ "BRAM_WW4C0_4", "CLBLM_WW4C0" ], [ "BRAM_WW4C1_4", "CLBLM_WW4C1" ], [ "BRAM_WW4C2_4", "CLBLM_WW4C2" ], [ "BRAM_WW4C3_4", "CLBLM_WW4C3" ], [ "BRAM_WW4END0_4", "CLBLM_WW4END0" ], [ "BRAM_WW4END1_4", "CLBLM_WW4END1" ], [ "BRAM_WW4END2_4", "CLBLM_WW4END2" ], [ "BRAM_WW4END3_4", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "BRAM_L", "CLBLM_R" ], "wire_pairs": [ [ "BRAM_EE2A0_3", "CLBLM_EE2A0" ], [ "BRAM_EE2A1_3", "CLBLM_EE2A1" ], [ "BRAM_EE2A2_3", "CLBLM_EE2A2" ], [ "BRAM_EE2A3_3", "CLBLM_EE2A3" ], [ "BRAM_EE2BEG0_3", "CLBLM_EE2BEG0" ], [ "BRAM_EE2BEG1_3", "CLBLM_EE2BEG1" ], [ "BRAM_EE2BEG2_3", "CLBLM_EE2BEG2" ], [ "BRAM_EE2BEG3_3", "CLBLM_EE2BEG3" ], [ "BRAM_EE4A0_3", "CLBLM_EE4A0" ], [ "BRAM_EE4A1_3", "CLBLM_EE4A1" ], [ "BRAM_EE4A2_3", "CLBLM_EE4A2" ], [ "BRAM_EE4A3_3", "CLBLM_EE4A3" ], [ "BRAM_EE4B0_3", "CLBLM_EE4B0" ], [ "BRAM_EE4B1_3", "CLBLM_EE4B1" ], [ "BRAM_EE4B2_3", "CLBLM_EE4B2" ], [ "BRAM_EE4B3_3", "CLBLM_EE4B3" ], [ "BRAM_EE4BEG0_3", "CLBLM_EE4BEG0" ], [ "BRAM_EE4BEG1_3", "CLBLM_EE4BEG1" ], [ "BRAM_EE4BEG2_3", "CLBLM_EE4BEG2" ], [ "BRAM_EE4BEG3_3", "CLBLM_EE4BEG3" ], [ "BRAM_EE4C0_3", "CLBLM_EE4C0" ], [ "BRAM_EE4C1_3", "CLBLM_EE4C1" ], [ "BRAM_EE4C2_3", "CLBLM_EE4C2" ], [ "BRAM_EE4C3_3", "CLBLM_EE4C3" ], [ "BRAM_EL1BEG0_3", "CLBLM_EL1BEG0" ], [ "BRAM_EL1BEG1_3", "CLBLM_EL1BEG1" ], [ "BRAM_EL1BEG2_3", "CLBLM_EL1BEG2" ], [ "BRAM_EL1BEG3_3", "CLBLM_EL1BEG3" ], [ "BRAM_ER1BEG0_3", "CLBLM_ER1BEG0" ], [ "BRAM_ER1BEG1_3", "CLBLM_ER1BEG1" ], [ "BRAM_ER1BEG2_3", "CLBLM_ER1BEG2" ], [ "BRAM_ER1BEG3_3", "CLBLM_ER1BEG3" ], [ "BRAM_LH1_3", "CLBLM_LH1" ], [ "BRAM_LH2_3", "CLBLM_LH2" ], [ "BRAM_LH3_3", "CLBLM_LH3" ], [ "BRAM_LH4_3", "CLBLM_LH4" ], [ "BRAM_LH5_3", "CLBLM_LH5" ], [ "BRAM_LH6_3", "CLBLM_LH6" ], [ "BRAM_LH7_3", "CLBLM_LH7" ], [ "BRAM_LH8_3", "CLBLM_LH8" ], [ "BRAM_LH9_3", "CLBLM_LH9" ], [ "BRAM_LH10_3", "CLBLM_LH10" ], [ "BRAM_LH11_3", "CLBLM_LH11" ], [ "BRAM_LH12_3", "CLBLM_LH12" ], [ "BRAM_MONITOR_N_3", "CLBLM_MONITOR_N" ], [ "BRAM_MONITOR_P_3", "CLBLM_MONITOR_P" ], [ "BRAM_NE2A0_3", "CLBLM_NE2A0" ], [ "BRAM_NE2A1_3", "CLBLM_NE2A1" ], [ "BRAM_NE2A2_3", "CLBLM_NE2A2" ], [ "BRAM_NE2A3_3", "CLBLM_NE2A3" ], [ "BRAM_NE4BEG0_3", "CLBLM_NE4BEG0" ], [ "BRAM_NE4BEG1_3", "CLBLM_NE4BEG1" ], [ "BRAM_NE4BEG2_3", "CLBLM_NE4BEG2" ], [ "BRAM_NE4BEG3_3", "CLBLM_NE4BEG3" ], [ "BRAM_NE4C0_3", "CLBLM_NE4C0" ], [ "BRAM_NE4C1_3", "CLBLM_NE4C1" ], [ "BRAM_NE4C2_3", "CLBLM_NE4C2" ], [ "BRAM_NE4C3_3", "CLBLM_NE4C3" ], [ "BRAM_NW2A0_3", "CLBLM_NW2A0" ], [ "BRAM_NW2A1_3", "CLBLM_NW2A1" ], [ "BRAM_NW2A2_3", "CLBLM_NW2A2" ], [ "BRAM_NW2A3_3", "CLBLM_NW2A3" ], [ "BRAM_NW4A0_3", "CLBLM_NW4A0" ], [ "BRAM_NW4A1_3", "CLBLM_NW4A1" ], [ "BRAM_NW4A2_3", "CLBLM_NW4A2" ], [ "BRAM_NW4A3_3", "CLBLM_NW4A3" ], [ "BRAM_NW4END0_3", "CLBLM_NW4END0" ], [ "BRAM_NW4END1_3", "CLBLM_NW4END1" ], [ "BRAM_NW4END2_3", "CLBLM_NW4END2" ], [ "BRAM_NW4END3_3", "CLBLM_NW4END3" ], [ "BRAM_SE2A0_3", "CLBLM_SE2A0" ], [ "BRAM_SE2A1_3", "CLBLM_SE2A1" ], [ "BRAM_SE2A2_3", "CLBLM_SE2A2" ], [ "BRAM_SE2A3_3", "CLBLM_SE2A3" ], [ "BRAM_SE4BEG0_3", "CLBLM_SE4BEG0" ], [ "BRAM_SE4BEG1_3", "CLBLM_SE4BEG1" ], [ "BRAM_SE4BEG2_3", "CLBLM_SE4BEG2" ], [ "BRAM_SE4BEG3_3", "CLBLM_SE4BEG3" ], [ "BRAM_SE4C0_3", "CLBLM_SE4C0" ], [ "BRAM_SE4C1_3", "CLBLM_SE4C1" ], [ "BRAM_SE4C2_3", "CLBLM_SE4C2" ], [ "BRAM_SE4C3_3", "CLBLM_SE4C3" ], [ "BRAM_SW2A0_3", "CLBLM_SW2A0" ], [ "BRAM_SW2A1_3", "CLBLM_SW2A1" ], [ "BRAM_SW2A2_3", "CLBLM_SW2A2" ], [ "BRAM_SW2A3_3", "CLBLM_SW2A3" ], [ "BRAM_SW4A0_3", "CLBLM_SW4A0" ], [ "BRAM_SW4A1_3", "CLBLM_SW4A1" ], [ "BRAM_SW4A2_3", "CLBLM_SW4A2" ], [ "BRAM_SW4A3_3", "CLBLM_SW4A3" ], [ "BRAM_SW4END0_3", "CLBLM_SW4END0" ], [ "BRAM_SW4END1_3", "CLBLM_SW4END1" ], [ "BRAM_SW4END2_3", "CLBLM_SW4END2" ], [ "BRAM_SW4END3_3", "CLBLM_SW4END3" ], [ "BRAM_WL1END0_3", "CLBLM_WL1END0" ], [ "BRAM_WL1END1_3", "CLBLM_WL1END1" ], [ "BRAM_WL1END2_3", "CLBLM_WL1END2" ], [ "BRAM_WL1END3_3", "CLBLM_WL1END3" ], [ "BRAM_WR1END0_3", "CLBLM_WR1END0" ], [ "BRAM_WR1END1_3", "CLBLM_WR1END1" ], [ "BRAM_WR1END2_3", "CLBLM_WR1END2" ], [ "BRAM_WR1END3_3", "CLBLM_WR1END3" ], [ "BRAM_WW2A0_3", "CLBLM_WW2A0" ], [ "BRAM_WW2A1_3", "CLBLM_WW2A1" ], [ "BRAM_WW2A2_3", "CLBLM_WW2A2" ], [ "BRAM_WW2A3_3", "CLBLM_WW2A3" ], [ "BRAM_WW2END0_3", "CLBLM_WW2END0" ], [ "BRAM_WW2END1_3", "CLBLM_WW2END1" ], [ "BRAM_WW2END2_3", "CLBLM_WW2END2" ], [ "BRAM_WW2END3_3", "CLBLM_WW2END3" ], [ "BRAM_WW4A0_3", "CLBLM_WW4A0" ], [ "BRAM_WW4A1_3", "CLBLM_WW4A1" ], [ "BRAM_WW4A2_3", "CLBLM_WW4A2" ], [ "BRAM_WW4A3_3", "CLBLM_WW4A3" ], [ "BRAM_WW4B0_3", "CLBLM_WW4B0" ], [ "BRAM_WW4B1_3", "CLBLM_WW4B1" ], [ "BRAM_WW4B2_3", "CLBLM_WW4B2" ], [ "BRAM_WW4B3_3", "CLBLM_WW4B3" ], [ "BRAM_WW4C0_3", "CLBLM_WW4C0" ], [ "BRAM_WW4C1_3", "CLBLM_WW4C1" ], [ "BRAM_WW4C2_3", "CLBLM_WW4C2" ], [ "BRAM_WW4C3_3", "CLBLM_WW4C3" ], [ "BRAM_WW4END0_3", "CLBLM_WW4END0" ], [ "BRAM_WW4END1_3", "CLBLM_WW4END1" ], [ "BRAM_WW4END2_3", "CLBLM_WW4END2" ], [ "BRAM_WW4END3_3", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "BRAM_L", "CLBLM_R" ], "wire_pairs": [ [ "BRAM_EE2A0_2", "CLBLM_EE2A0" ], [ "BRAM_EE2A1_2", "CLBLM_EE2A1" ], [ "BRAM_EE2A2_2", "CLBLM_EE2A2" ], [ "BRAM_EE2A3_2", "CLBLM_EE2A3" ], [ "BRAM_EE2BEG0_2", "CLBLM_EE2BEG0" ], [ "BRAM_EE2BEG1_2", "CLBLM_EE2BEG1" ], [ "BRAM_EE2BEG2_2", "CLBLM_EE2BEG2" ], [ "BRAM_EE2BEG3_2", "CLBLM_EE2BEG3" ], [ "BRAM_EE4A0_2", "CLBLM_EE4A0" ], [ "BRAM_EE4A1_2", "CLBLM_EE4A1" ], [ "BRAM_EE4A2_2", "CLBLM_EE4A2" ], [ "BRAM_EE4A3_2", "CLBLM_EE4A3" ], [ "BRAM_EE4B0_2", "CLBLM_EE4B0" ], [ "BRAM_EE4B1_2", "CLBLM_EE4B1" ], [ "BRAM_EE4B2_2", "CLBLM_EE4B2" ], [ "BRAM_EE4B3_2", "CLBLM_EE4B3" ], [ "BRAM_EE4BEG0_2", "CLBLM_EE4BEG0" ], [ "BRAM_EE4BEG1_2", "CLBLM_EE4BEG1" ], [ "BRAM_EE4BEG2_2", "CLBLM_EE4BEG2" ], [ "BRAM_EE4BEG3_2", "CLBLM_EE4BEG3" ], [ "BRAM_EE4C0_2", "CLBLM_EE4C0" ], [ "BRAM_EE4C1_2", "CLBLM_EE4C1" ], [ "BRAM_EE4C2_2", "CLBLM_EE4C2" ], [ "BRAM_EE4C3_2", "CLBLM_EE4C3" ], [ "BRAM_EL1BEG0_2", "CLBLM_EL1BEG0" ], [ "BRAM_EL1BEG1_2", "CLBLM_EL1BEG1" ], [ "BRAM_EL1BEG2_2", "CLBLM_EL1BEG2" ], [ "BRAM_EL1BEG3_2", "CLBLM_EL1BEG3" ], [ "BRAM_ER1BEG0_2", "CLBLM_ER1BEG0" ], [ "BRAM_ER1BEG1_2", "CLBLM_ER1BEG1" ], [ "BRAM_ER1BEG2_2", "CLBLM_ER1BEG2" ], [ "BRAM_ER1BEG3_2", "CLBLM_ER1BEG3" ], [ "BRAM_LH1_2", "CLBLM_LH1" ], [ "BRAM_LH2_2", "CLBLM_LH2" ], [ "BRAM_LH3_2", "CLBLM_LH3" ], [ "BRAM_LH4_2", "CLBLM_LH4" ], [ "BRAM_LH5_2", "CLBLM_LH5" ], [ "BRAM_LH6_2", "CLBLM_LH6" ], [ "BRAM_LH7_2", "CLBLM_LH7" ], [ "BRAM_LH8_2", "CLBLM_LH8" ], [ "BRAM_LH9_2", "CLBLM_LH9" ], [ "BRAM_LH10_2", "CLBLM_LH10" ], [ "BRAM_LH11_2", "CLBLM_LH11" ], [ "BRAM_LH12_2", "CLBLM_LH12" ], [ "BRAM_MONITOR_N_2", "CLBLM_MONITOR_N" ], [ "BRAM_MONITOR_P_2", "CLBLM_MONITOR_P" ], [ "BRAM_NE2A0_2", "CLBLM_NE2A0" ], [ "BRAM_NE2A1_2", "CLBLM_NE2A1" ], [ "BRAM_NE2A2_2", "CLBLM_NE2A2" ], [ "BRAM_NE2A3_2", "CLBLM_NE2A3" ], [ "BRAM_NE4BEG0_2", "CLBLM_NE4BEG0" ], [ "BRAM_NE4BEG1_2", "CLBLM_NE4BEG1" ], [ "BRAM_NE4BEG2_2", "CLBLM_NE4BEG2" ], [ "BRAM_NE4BEG3_2", "CLBLM_NE4BEG3" ], [ "BRAM_NE4C0_2", "CLBLM_NE4C0" ], [ "BRAM_NE4C1_2", "CLBLM_NE4C1" ], [ "BRAM_NE4C2_2", "CLBLM_NE4C2" ], [ "BRAM_NE4C3_2", "CLBLM_NE4C3" ], [ "BRAM_NW2A0_2", "CLBLM_NW2A0" ], [ "BRAM_NW2A1_2", "CLBLM_NW2A1" ], [ "BRAM_NW2A2_2", "CLBLM_NW2A2" ], [ "BRAM_NW2A3_2", "CLBLM_NW2A3" ], [ "BRAM_NW4A0_2", "CLBLM_NW4A0" ], [ "BRAM_NW4A1_2", "CLBLM_NW4A1" ], [ "BRAM_NW4A2_2", "CLBLM_NW4A2" ], [ "BRAM_NW4A3_2", "CLBLM_NW4A3" ], [ "BRAM_NW4END0_2", "CLBLM_NW4END0" ], [ "BRAM_NW4END1_2", "CLBLM_NW4END1" ], [ "BRAM_NW4END2_2", "CLBLM_NW4END2" ], [ "BRAM_NW4END3_2", "CLBLM_NW4END3" ], [ "BRAM_SE2A0_2", "CLBLM_SE2A0" ], [ "BRAM_SE2A1_2", "CLBLM_SE2A1" ], [ "BRAM_SE2A2_2", "CLBLM_SE2A2" ], [ "BRAM_SE2A3_2", "CLBLM_SE2A3" ], [ "BRAM_SE4BEG0_2", "CLBLM_SE4BEG0" ], [ "BRAM_SE4BEG1_2", "CLBLM_SE4BEG1" ], [ "BRAM_SE4BEG2_2", "CLBLM_SE4BEG2" ], [ "BRAM_SE4BEG3_2", "CLBLM_SE4BEG3" ], [ "BRAM_SE4C0_2", "CLBLM_SE4C0" ], [ "BRAM_SE4C1_2", "CLBLM_SE4C1" ], [ "BRAM_SE4C2_2", "CLBLM_SE4C2" ], [ "BRAM_SE4C3_2", "CLBLM_SE4C3" ], [ "BRAM_SW2A0_2", "CLBLM_SW2A0" ], [ "BRAM_SW2A1_2", "CLBLM_SW2A1" ], [ "BRAM_SW2A2_2", "CLBLM_SW2A2" ], [ "BRAM_SW2A3_2", "CLBLM_SW2A3" ], [ "BRAM_SW4A0_2", "CLBLM_SW4A0" ], [ "BRAM_SW4A1_2", "CLBLM_SW4A1" ], [ "BRAM_SW4A2_2", "CLBLM_SW4A2" ], [ "BRAM_SW4A3_2", "CLBLM_SW4A3" ], [ "BRAM_SW4END0_2", "CLBLM_SW4END0" ], [ "BRAM_SW4END1_2", "CLBLM_SW4END1" ], [ "BRAM_SW4END2_2", "CLBLM_SW4END2" ], [ "BRAM_SW4END3_2", "CLBLM_SW4END3" ], [ "BRAM_WL1END0_2", "CLBLM_WL1END0" ], [ "BRAM_WL1END1_2", "CLBLM_WL1END1" ], [ "BRAM_WL1END2_2", "CLBLM_WL1END2" ], [ "BRAM_WL1END3_2", "CLBLM_WL1END3" ], [ "BRAM_WR1END0_2", "CLBLM_WR1END0" ], [ "BRAM_WR1END1_2", "CLBLM_WR1END1" ], [ "BRAM_WR1END2_2", "CLBLM_WR1END2" ], [ "BRAM_WR1END3_2", "CLBLM_WR1END3" ], [ "BRAM_WW2A0_2", "CLBLM_WW2A0" ], [ "BRAM_WW2A1_2", "CLBLM_WW2A1" ], [ "BRAM_WW2A2_2", "CLBLM_WW2A2" ], [ "BRAM_WW2A3_2", "CLBLM_WW2A3" ], [ "BRAM_WW2END0_2", "CLBLM_WW2END0" ], [ "BRAM_WW2END1_2", "CLBLM_WW2END1" ], [ "BRAM_WW2END2_2", "CLBLM_WW2END2" ], [ "BRAM_WW2END3_2", "CLBLM_WW2END3" ], [ "BRAM_WW4A0_2", "CLBLM_WW4A0" ], [ "BRAM_WW4A1_2", "CLBLM_WW4A1" ], [ "BRAM_WW4A2_2", "CLBLM_WW4A2" ], [ "BRAM_WW4A3_2", "CLBLM_WW4A3" ], [ "BRAM_WW4B0_2", "CLBLM_WW4B0" ], [ "BRAM_WW4B1_2", "CLBLM_WW4B1" ], [ "BRAM_WW4B2_2", "CLBLM_WW4B2" ], [ "BRAM_WW4B3_2", "CLBLM_WW4B3" ], [ "BRAM_WW4C0_2", "CLBLM_WW4C0" ], [ "BRAM_WW4C1_2", "CLBLM_WW4C1" ], [ "BRAM_WW4C2_2", "CLBLM_WW4C2" ], [ "BRAM_WW4C3_2", "CLBLM_WW4C3" ], [ "BRAM_WW4END0_2", "CLBLM_WW4END0" ], [ "BRAM_WW4END1_2", "CLBLM_WW4END1" ], [ "BRAM_WW4END2_2", "CLBLM_WW4END2" ], [ "BRAM_WW4END3_2", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "BRAM_L", "CLBLM_R" ], "wire_pairs": [ [ "BRAM_EE2A0_1", "CLBLM_EE2A0" ], [ "BRAM_EE2A1_1", "CLBLM_EE2A1" ], [ "BRAM_EE2A2_1", "CLBLM_EE2A2" ], [ "BRAM_EE2A3_1", "CLBLM_EE2A3" ], [ "BRAM_EE2BEG0_1", "CLBLM_EE2BEG0" ], [ "BRAM_EE2BEG1_1", "CLBLM_EE2BEG1" ], [ "BRAM_EE2BEG2_1", "CLBLM_EE2BEG2" ], [ "BRAM_EE2BEG3_1", "CLBLM_EE2BEG3" ], [ "BRAM_EE4A0_1", "CLBLM_EE4A0" ], [ "BRAM_EE4A1_1", "CLBLM_EE4A1" ], [ "BRAM_EE4A2_1", "CLBLM_EE4A2" ], [ "BRAM_EE4A3_1", "CLBLM_EE4A3" ], [ "BRAM_EE4B0_1", "CLBLM_EE4B0" ], [ "BRAM_EE4B1_1", "CLBLM_EE4B1" ], [ "BRAM_EE4B2_1", "CLBLM_EE4B2" ], [ "BRAM_EE4B3_1", "CLBLM_EE4B3" ], [ "BRAM_EE4BEG0_1", "CLBLM_EE4BEG0" ], [ "BRAM_EE4BEG1_1", "CLBLM_EE4BEG1" ], [ "BRAM_EE4BEG2_1", "CLBLM_EE4BEG2" ], [ "BRAM_EE4BEG3_1", "CLBLM_EE4BEG3" ], [ "BRAM_EE4C0_1", "CLBLM_EE4C0" ], [ "BRAM_EE4C1_1", "CLBLM_EE4C1" ], [ "BRAM_EE4C2_1", "CLBLM_EE4C2" ], [ "BRAM_EE4C3_1", "CLBLM_EE4C3" ], [ "BRAM_EL1BEG0_1", "CLBLM_EL1BEG0" ], [ "BRAM_EL1BEG1_1", "CLBLM_EL1BEG1" ], [ "BRAM_EL1BEG2_1", "CLBLM_EL1BEG2" ], [ "BRAM_EL1BEG3_1", "CLBLM_EL1BEG3" ], [ "BRAM_ER1BEG0_1", "CLBLM_ER1BEG0" ], [ "BRAM_ER1BEG1_1", "CLBLM_ER1BEG1" ], [ "BRAM_ER1BEG2_1", "CLBLM_ER1BEG2" ], [ "BRAM_ER1BEG3_1", "CLBLM_ER1BEG3" ], [ "BRAM_LH1_1", "CLBLM_LH1" ], [ "BRAM_LH2_1", "CLBLM_LH2" ], [ "BRAM_LH3_1", "CLBLM_LH3" ], [ "BRAM_LH4_1", "CLBLM_LH4" ], [ "BRAM_LH5_1", "CLBLM_LH5" ], [ "BRAM_LH6_1", "CLBLM_LH6" ], [ "BRAM_LH7_1", "CLBLM_LH7" ], [ "BRAM_LH8_1", "CLBLM_LH8" ], [ "BRAM_LH9_1", "CLBLM_LH9" ], [ "BRAM_LH10_1", "CLBLM_LH10" ], [ "BRAM_LH11_1", "CLBLM_LH11" ], [ "BRAM_LH12_1", "CLBLM_LH12" ], [ "BRAM_MONITOR_N_1", "CLBLM_MONITOR_N" ], [ "BRAM_MONITOR_P_1", "CLBLM_MONITOR_P" ], [ "BRAM_NE2A0_1", "CLBLM_NE2A0" ], [ "BRAM_NE2A1_1", "CLBLM_NE2A1" ], [ "BRAM_NE2A2_1", "CLBLM_NE2A2" ], [ "BRAM_NE2A3_1", "CLBLM_NE2A3" ], [ "BRAM_NE4BEG0_1", "CLBLM_NE4BEG0" ], [ "BRAM_NE4BEG1_1", "CLBLM_NE4BEG1" ], [ "BRAM_NE4BEG2_1", "CLBLM_NE4BEG2" ], [ "BRAM_NE4BEG3_1", "CLBLM_NE4BEG3" ], [ "BRAM_NE4C0_1", "CLBLM_NE4C0" ], [ "BRAM_NE4C1_1", "CLBLM_NE4C1" ], [ "BRAM_NE4C2_1", "CLBLM_NE4C2" ], [ "BRAM_NE4C3_1", "CLBLM_NE4C3" ], [ "BRAM_NW2A0_1", "CLBLM_NW2A0" ], [ "BRAM_NW2A1_1", "CLBLM_NW2A1" ], [ "BRAM_NW2A2_1", "CLBLM_NW2A2" ], [ "BRAM_NW2A3_1", "CLBLM_NW2A3" ], [ "BRAM_NW4A0_1", "CLBLM_NW4A0" ], [ "BRAM_NW4A1_1", "CLBLM_NW4A1" ], [ "BRAM_NW4A2_1", "CLBLM_NW4A2" ], [ "BRAM_NW4A3_1", "CLBLM_NW4A3" ], [ "BRAM_NW4END0_1", "CLBLM_NW4END0" ], [ "BRAM_NW4END1_1", "CLBLM_NW4END1" ], [ "BRAM_NW4END2_1", "CLBLM_NW4END2" ], [ "BRAM_NW4END3_1", "CLBLM_NW4END3" ], [ "BRAM_SE2A0_1", "CLBLM_SE2A0" ], [ "BRAM_SE2A1_1", "CLBLM_SE2A1" ], [ "BRAM_SE2A2_1", "CLBLM_SE2A2" ], [ "BRAM_SE2A3_1", "CLBLM_SE2A3" ], [ "BRAM_SE4BEG0_1", "CLBLM_SE4BEG0" ], [ "BRAM_SE4BEG1_1", "CLBLM_SE4BEG1" ], [ "BRAM_SE4BEG2_1", "CLBLM_SE4BEG2" ], [ "BRAM_SE4BEG3_1", "CLBLM_SE4BEG3" ], [ "BRAM_SE4C0_1", "CLBLM_SE4C0" ], [ "BRAM_SE4C1_1", "CLBLM_SE4C1" ], [ "BRAM_SE4C2_1", "CLBLM_SE4C2" ], [ "BRAM_SE4C3_1", "CLBLM_SE4C3" ], [ "BRAM_SW2A0_1", "CLBLM_SW2A0" ], [ "BRAM_SW2A1_1", "CLBLM_SW2A1" ], [ "BRAM_SW2A2_1", "CLBLM_SW2A2" ], [ "BRAM_SW2A3_1", "CLBLM_SW2A3" ], [ "BRAM_SW4A0_1", "CLBLM_SW4A0" ], [ "BRAM_SW4A1_1", "CLBLM_SW4A1" ], [ "BRAM_SW4A2_1", "CLBLM_SW4A2" ], [ "BRAM_SW4A3_1", "CLBLM_SW4A3" ], [ "BRAM_SW4END0_1", "CLBLM_SW4END0" ], [ "BRAM_SW4END1_1", "CLBLM_SW4END1" ], [ "BRAM_SW4END2_1", "CLBLM_SW4END2" ], [ "BRAM_SW4END3_1", "CLBLM_SW4END3" ], [ "BRAM_WL1END0_1", "CLBLM_WL1END0" ], [ "BRAM_WL1END1_1", "CLBLM_WL1END1" ], [ "BRAM_WL1END2_1", "CLBLM_WL1END2" ], [ "BRAM_WL1END3_1", "CLBLM_WL1END3" ], [ "BRAM_WR1END0_1", "CLBLM_WR1END0" ], [ "BRAM_WR1END1_1", "CLBLM_WR1END1" ], [ "BRAM_WR1END2_1", "CLBLM_WR1END2" ], [ "BRAM_WR1END3_1", "CLBLM_WR1END3" ], [ "BRAM_WW2A0_1", "CLBLM_WW2A0" ], [ "BRAM_WW2A1_1", "CLBLM_WW2A1" ], [ "BRAM_WW2A2_1", "CLBLM_WW2A2" ], [ "BRAM_WW2A3_1", "CLBLM_WW2A3" ], [ "BRAM_WW2END0_1", "CLBLM_WW2END0" ], [ "BRAM_WW2END1_1", "CLBLM_WW2END1" ], [ "BRAM_WW2END2_1", "CLBLM_WW2END2" ], [ "BRAM_WW2END3_1", "CLBLM_WW2END3" ], [ "BRAM_WW4A0_1", "CLBLM_WW4A0" ], [ "BRAM_WW4A1_1", "CLBLM_WW4A1" ], [ "BRAM_WW4A2_1", "CLBLM_WW4A2" ], [ "BRAM_WW4A3_1", "CLBLM_WW4A3" ], [ "BRAM_WW4B0_1", "CLBLM_WW4B0" ], [ "BRAM_WW4B1_1", "CLBLM_WW4B1" ], [ "BRAM_WW4B2_1", "CLBLM_WW4B2" ], [ "BRAM_WW4B3_1", "CLBLM_WW4B3" ], [ "BRAM_WW4C0_1", "CLBLM_WW4C0" ], [ "BRAM_WW4C1_1", "CLBLM_WW4C1" ], [ "BRAM_WW4C2_1", "CLBLM_WW4C2" ], [ "BRAM_WW4C3_1", "CLBLM_WW4C3" ], [ "BRAM_WW4END0_1", "CLBLM_WW4END0" ], [ "BRAM_WW4END1_1", "CLBLM_WW4END1" ], [ "BRAM_WW4END2_1", "CLBLM_WW4END2" ], [ "BRAM_WW4END3_1", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "BRAM_L", "CLBLM_R" ], "wire_pairs": [ [ "BRAM_EE2A0_0", "CLBLM_EE2A0" ], [ "BRAM_EE2A1_0", "CLBLM_EE2A1" ], [ "BRAM_EE2A2_0", "CLBLM_EE2A2" ], [ "BRAM_EE2A3_0", "CLBLM_EE2A3" ], [ "BRAM_EE2BEG0_0", "CLBLM_EE2BEG0" ], [ "BRAM_EE2BEG1_0", "CLBLM_EE2BEG1" ], [ "BRAM_EE2BEG2_0", "CLBLM_EE2BEG2" ], [ "BRAM_EE2BEG3_0", "CLBLM_EE2BEG3" ], [ "BRAM_EE4A0_0", "CLBLM_EE4A0" ], [ "BRAM_EE4A1_0", "CLBLM_EE4A1" ], [ "BRAM_EE4A2_0", "CLBLM_EE4A2" ], [ "BRAM_EE4A3_0", "CLBLM_EE4A3" ], [ "BRAM_EE4B0_0", "CLBLM_EE4B0" ], [ "BRAM_EE4B1_0", "CLBLM_EE4B1" ], [ "BRAM_EE4B2_0", "CLBLM_EE4B2" ], [ "BRAM_EE4B3_0", "CLBLM_EE4B3" ], [ "BRAM_EE4BEG0_0", "CLBLM_EE4BEG0" ], [ "BRAM_EE4BEG1_0", "CLBLM_EE4BEG1" ], [ "BRAM_EE4BEG2_0", "CLBLM_EE4BEG2" ], [ "BRAM_EE4BEG3_0", "CLBLM_EE4BEG3" ], [ "BRAM_EE4C0_0", "CLBLM_EE4C0" ], [ "BRAM_EE4C1_0", "CLBLM_EE4C1" ], [ "BRAM_EE4C2_0", "CLBLM_EE4C2" ], [ "BRAM_EE4C3_0", "CLBLM_EE4C3" ], [ "BRAM_EL1BEG0_0", "CLBLM_EL1BEG0" ], [ "BRAM_EL1BEG1_0", "CLBLM_EL1BEG1" ], [ "BRAM_EL1BEG2_0", "CLBLM_EL1BEG2" ], [ "BRAM_EL1BEG3_0", "CLBLM_EL1BEG3" ], [ "BRAM_ER1BEG0_0", "CLBLM_ER1BEG0" ], [ "BRAM_ER1BEG1_0", "CLBLM_ER1BEG1" ], [ "BRAM_ER1BEG2_0", "CLBLM_ER1BEG2" ], [ "BRAM_ER1BEG3_0", "CLBLM_ER1BEG3" ], [ "BRAM_LH1_0", "CLBLM_LH1" ], [ "BRAM_LH2_0", "CLBLM_LH2" ], [ "BRAM_LH3_0", "CLBLM_LH3" ], [ "BRAM_LH4_0", "CLBLM_LH4" ], [ "BRAM_LH5_0", "CLBLM_LH5" ], [ "BRAM_LH6_0", "CLBLM_LH6" ], [ "BRAM_LH7_0", "CLBLM_LH7" ], [ "BRAM_LH8_0", "CLBLM_LH8" ], [ "BRAM_LH9_0", "CLBLM_LH9" ], [ "BRAM_LH10_0", "CLBLM_LH10" ], [ "BRAM_LH11_0", "CLBLM_LH11" ], [ "BRAM_LH12_0", "CLBLM_LH12" ], [ "BRAM_MONITOR_N_0", "CLBLM_MONITOR_N" ], [ "BRAM_MONITOR_P_0", "CLBLM_MONITOR_P" ], [ "BRAM_NE2A0_0", "CLBLM_NE2A0" ], [ "BRAM_NE2A1_0", "CLBLM_NE2A1" ], [ "BRAM_NE2A2_0", "CLBLM_NE2A2" ], [ "BRAM_NE2A3_0", "CLBLM_NE2A3" ], [ "BRAM_NE4BEG0_0", "CLBLM_NE4BEG0" ], [ "BRAM_NE4BEG1_0", "CLBLM_NE4BEG1" ], [ "BRAM_NE4BEG2_0", "CLBLM_NE4BEG2" ], [ "BRAM_NE4BEG3_0", "CLBLM_NE4BEG3" ], [ "BRAM_NE4C0_0", "CLBLM_NE4C0" ], [ "BRAM_NE4C1_0", "CLBLM_NE4C1" ], [ "BRAM_NE4C2_0", "CLBLM_NE4C2" ], [ "BRAM_NE4C3_0", "CLBLM_NE4C3" ], [ "BRAM_NW2A0_0", "CLBLM_NW2A0" ], [ "BRAM_NW2A1_0", "CLBLM_NW2A1" ], [ "BRAM_NW2A2_0", "CLBLM_NW2A2" ], [ "BRAM_NW2A3_0", "CLBLM_NW2A3" ], [ "BRAM_NW4A0_0", "CLBLM_NW4A0" ], [ "BRAM_NW4A1_0", "CLBLM_NW4A1" ], [ "BRAM_NW4A2_0", "CLBLM_NW4A2" ], [ "BRAM_NW4A3_0", "CLBLM_NW4A3" ], [ "BRAM_NW4END0_0", "CLBLM_NW4END0" ], [ "BRAM_NW4END1_0", "CLBLM_NW4END1" ], [ "BRAM_NW4END2_0", "CLBLM_NW4END2" ], [ "BRAM_NW4END3_0", "CLBLM_NW4END3" ], [ "BRAM_SE2A0_0", "CLBLM_SE2A0" ], [ "BRAM_SE2A1_0", "CLBLM_SE2A1" ], [ "BRAM_SE2A2_0", "CLBLM_SE2A2" ], [ "BRAM_SE2A3_0", "CLBLM_SE2A3" ], [ "BRAM_SE4BEG0_0", "CLBLM_SE4BEG0" ], [ "BRAM_SE4BEG1_0", "CLBLM_SE4BEG1" ], [ "BRAM_SE4BEG2_0", "CLBLM_SE4BEG2" ], [ "BRAM_SE4BEG3_0", "CLBLM_SE4BEG3" ], [ "BRAM_SE4C0_0", "CLBLM_SE4C0" ], [ "BRAM_SE4C1_0", "CLBLM_SE4C1" ], [ "BRAM_SE4C2_0", "CLBLM_SE4C2" ], [ "BRAM_SE4C3_0", "CLBLM_SE4C3" ], [ "BRAM_SW2A0_0", "CLBLM_SW2A0" ], [ "BRAM_SW2A1_0", "CLBLM_SW2A1" ], [ "BRAM_SW2A2_0", "CLBLM_SW2A2" ], [ "BRAM_SW2A3_0", "CLBLM_SW2A3" ], [ "BRAM_SW4A0_0", "CLBLM_SW4A0" ], [ "BRAM_SW4A1_0", "CLBLM_SW4A1" ], [ "BRAM_SW4A2_0", "CLBLM_SW4A2" ], [ "BRAM_SW4A3_0", "CLBLM_SW4A3" ], [ "BRAM_SW4END0_0", "CLBLM_SW4END0" ], [ "BRAM_SW4END1_0", "CLBLM_SW4END1" ], [ "BRAM_SW4END2_0", "CLBLM_SW4END2" ], [ "BRAM_SW4END3_0", "CLBLM_SW4END3" ], [ "BRAM_WL1END0_0", "CLBLM_WL1END0" ], [ "BRAM_WL1END1_0", "CLBLM_WL1END1" ], [ "BRAM_WL1END2_0", "CLBLM_WL1END2" ], [ "BRAM_WL1END3_0", "CLBLM_WL1END3" ], [ "BRAM_WR1END0_0", "CLBLM_WR1END0" ], [ "BRAM_WR1END1_0", "CLBLM_WR1END1" ], [ "BRAM_WR1END2_0", "CLBLM_WR1END2" ], [ "BRAM_WR1END3_0", "CLBLM_WR1END3" ], [ "BRAM_WW2A0_0", "CLBLM_WW2A0" ], [ "BRAM_WW2A1_0", "CLBLM_WW2A1" ], [ "BRAM_WW2A2_0", "CLBLM_WW2A2" ], [ "BRAM_WW2A3_0", "CLBLM_WW2A3" ], [ "BRAM_WW2END0_0", "CLBLM_WW2END0" ], [ "BRAM_WW2END1_0", "CLBLM_WW2END1" ], [ "BRAM_WW2END2_0", "CLBLM_WW2END2" ], [ "BRAM_WW2END3_0", "CLBLM_WW2END3" ], [ "BRAM_WW4A0_0", "CLBLM_WW4A0" ], [ "BRAM_WW4A1_0", "CLBLM_WW4A1" ], [ "BRAM_WW4A2_0", "CLBLM_WW4A2" ], [ "BRAM_WW4A3_0", "CLBLM_WW4A3" ], [ "BRAM_WW4B0_0", "CLBLM_WW4B0" ], [ "BRAM_WW4B1_0", "CLBLM_WW4B1" ], [ "BRAM_WW4B2_0", "CLBLM_WW4B2" ], [ "BRAM_WW4B3_0", "CLBLM_WW4B3" ], [ "BRAM_WW4C0_0", "CLBLM_WW4C0" ], [ "BRAM_WW4C1_0", "CLBLM_WW4C1" ], [ "BRAM_WW4C2_0", "CLBLM_WW4C2" ], [ "BRAM_WW4C3_0", "CLBLM_WW4C3" ], [ "BRAM_WW4END0_0", "CLBLM_WW4END0" ], [ "BRAM_WW4END1_0", "CLBLM_WW4END1" ], [ "BRAM_WW4END2_0", "CLBLM_WW4END2" ], [ "BRAM_WW4END3_0", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "BRAM_L", "HCLK_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINTOP_ADDRARDADDRU0", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCINTOP_ADDRARDADDRU1", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCINTOP_ADDRARDADDRU2", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCINTOP_ADDRARDADDRU3", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCINTOP_ADDRARDADDRU4", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCINTOP_ADDRARDADDRU5", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCINTOP_ADDRARDADDRU6", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCINTOP_ADDRARDADDRU7", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCINTOP_ADDRARDADDRU8", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCINTOP_ADDRARDADDRU9", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCINTOP_ADDRARDADDRU10", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCINTOP_ADDRARDADDRU11", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCINTOP_ADDRARDADDRU12", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCINTOP_ADDRARDADDRU13", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCINTOP_ADDRARDADDRU14", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU0", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU1", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU2", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU3", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU4", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU5", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU6", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU7", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU8", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU9", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU10", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU11", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU12", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU13", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU14", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEOUTA_1", "HCLK_BRAM_CASCADEA_L" ], [ "BRAM_FIFO36_CASCADEOUTB_1", "HCLK_BRAM_CASCADEB_L" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRAM_L", "HCLK_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINBOT_ADDRARDADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCINBOT_ADDRARDADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCINBOT_ADDRARDADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCINBOT_ADDRARDADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCINBOT_ADDRARDADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCINBOT_ADDRARDADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCINBOT_ADDRARDADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCINBOT_ADDRARDADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCINBOT_ADDRARDADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCINBOT_ADDRARDADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCINBOT_ADDRARDADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCINBOT_ADDRARDADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCINBOT_ADDRARDADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCINBOT_ADDRARDADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCINBOT_ADDRARDADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEINA", "HCLK_BRAM_CASCADEA_L" ], [ "BRAM_FIFO36_CASCADEINB", "HCLK_BRAM_CASCADEB_L" ], [ "BRAM_PMVBRAM_O", "HCLK_BRAM_PMVBRAM_O" ], [ "BRAM_PMVBRAM_ODIV2", "HCLK_BRAM_PMVBRAM_ODIV2" ], [ "BRAM_PMVBRAM_ODIV4", "HCLK_BRAM_PMVBRAM_ODIV4" ], [ "BRAM_PMVBRAM_SELECT1", "HCLK_BRAM_PMVBRAM_SELECT1" ], [ "BRAM_PMVBRAM_SELECT2", "HCLK_BRAM_PMVBRAM_SELECT2" ], [ "BRAM_PMVBRAM_SELECT3", "HCLK_BRAM_PMVBRAM_SELECT3" ], [ "BRAM_PMVBRAM_SELECT4", "HCLK_BRAM_PMVBRAM_SELECT4" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "BRAM_L", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_4", "VBRK_EE2A0" ], [ "BRAM_EE2A1_4", "VBRK_EE2A1" ], [ "BRAM_EE2A2_4", "VBRK_EE2A2" ], [ "BRAM_EE2A3_4", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_4", "VBRK_EE4A0" ], [ "BRAM_EE4A1_4", "VBRK_EE4A1" ], [ "BRAM_EE4A2_4", "VBRK_EE4A2" ], [ "BRAM_EE4A3_4", "VBRK_EE4A3" ], [ "BRAM_EE4B0_4", "VBRK_EE4B0" ], [ "BRAM_EE4B1_4", "VBRK_EE4B1" ], [ "BRAM_EE4B2_4", "VBRK_EE4B2" ], [ "BRAM_EE4B3_4", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_4", "VBRK_EE4C0" ], [ "BRAM_EE4C1_4", "VBRK_EE4C1" ], [ "BRAM_EE4C2_4", "VBRK_EE4C2" ], [ "BRAM_EE4C3_4", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "BRAM_LH1_4", "VBRK_LH1" ], [ "BRAM_LH2_4", "VBRK_LH2" ], [ "BRAM_LH3_4", "VBRK_LH3" ], [ "BRAM_LH4_4", "VBRK_LH4" ], [ "BRAM_LH5_4", "VBRK_LH5" ], [ "BRAM_LH6_4", "VBRK_LH6" ], [ "BRAM_LH7_4", "VBRK_LH7" ], [ "BRAM_LH8_4", "VBRK_LH8" ], [ "BRAM_LH9_4", "VBRK_LH9" ], [ "BRAM_LH10_4", "VBRK_LH10" ], [ "BRAM_LH11_4", "VBRK_LH11" ], [ "BRAM_LH12_4", "VBRK_LH12" ], [ "BRAM_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_4", "VBRK_NE2A0" ], [ "BRAM_NE2A1_4", "VBRK_NE2A1" ], [ "BRAM_NE2A2_4", "VBRK_NE2A2" ], [ "BRAM_NE2A3_4", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_4", "VBRK_NE4C0" ], [ "BRAM_NE4C1_4", "VBRK_NE4C1" ], [ "BRAM_NE4C2_4", "VBRK_NE4C2" ], [ "BRAM_NE4C3_4", "VBRK_NE4C3" ], [ "BRAM_NW2A0_4", "VBRK_NW2A0" ], [ "BRAM_NW2A1_4", "VBRK_NW2A1" ], [ "BRAM_NW2A2_4", "VBRK_NW2A2" ], [ "BRAM_NW2A3_4", "VBRK_NW2A3" ], [ "BRAM_NW4A0_4", "VBRK_NW4A0" ], [ "BRAM_NW4A1_4", "VBRK_NW4A1" ], [ "BRAM_NW4A2_4", "VBRK_NW4A2" ], [ "BRAM_NW4A3_4", "VBRK_NW4A3" ], [ "BRAM_NW4END0_4", "VBRK_NW4END0" ], [ "BRAM_NW4END1_4", "VBRK_NW4END1" ], [ "BRAM_NW4END2_4", "VBRK_NW4END2" ], [ "BRAM_NW4END3_4", "VBRK_NW4END3" ], [ "BRAM_SE2A0_4", "VBRK_SE2A0" ], [ "BRAM_SE2A1_4", "VBRK_SE2A1" ], [ "BRAM_SE2A2_4", "VBRK_SE2A2" ], [ "BRAM_SE2A3_4", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_4", "VBRK_SE4C0" ], [ "BRAM_SE4C1_4", "VBRK_SE4C1" ], [ "BRAM_SE4C2_4", "VBRK_SE4C2" ], [ "BRAM_SE4C3_4", "VBRK_SE4C3" ], [ "BRAM_SW2A0_4", "VBRK_SW2A0" ], [ "BRAM_SW2A1_4", "VBRK_SW2A1" ], [ "BRAM_SW2A2_4", "VBRK_SW2A2" ], [ "BRAM_SW2A3_4", "VBRK_SW2A3" ], [ "BRAM_SW4A0_4", "VBRK_SW4A0" ], [ "BRAM_SW4A1_4", "VBRK_SW4A1" ], [ "BRAM_SW4A2_4", "VBRK_SW4A2" ], [ "BRAM_SW4A3_4", "VBRK_SW4A3" ], [ "BRAM_SW4END0_4", "VBRK_SW4END0" ], [ "BRAM_SW4END1_4", "VBRK_SW4END1" ], [ "BRAM_SW4END2_4", "VBRK_SW4END2" ], [ "BRAM_SW4END3_4", "VBRK_SW4END3" ], [ "BRAM_WL1END0_4", "VBRK_WL1END0" ], [ "BRAM_WL1END1_4", "VBRK_WL1END1" ], [ "BRAM_WL1END2_4", "VBRK_WL1END2" ], [ "BRAM_WL1END3_4", "VBRK_WL1END3" ], [ "BRAM_WR1END0_4", "VBRK_WR1END0" ], [ "BRAM_WR1END1_4", "VBRK_WR1END1" ], [ "BRAM_WR1END2_4", "VBRK_WR1END2" ], [ "BRAM_WR1END3_4", "VBRK_WR1END3" ], [ "BRAM_WW2A0_4", "VBRK_WW2A0" ], [ "BRAM_WW2A1_4", "VBRK_WW2A1" ], [ "BRAM_WW2A2_4", "VBRK_WW2A2" ], [ "BRAM_WW2A3_4", "VBRK_WW2A3" ], [ "BRAM_WW2END0_4", "VBRK_WW2END0" ], [ "BRAM_WW2END1_4", "VBRK_WW2END1" ], [ "BRAM_WW2END2_4", "VBRK_WW2END2" ], [ "BRAM_WW2END3_4", "VBRK_WW2END3" ], [ "BRAM_WW4A0_4", "VBRK_WW4A0" ], [ "BRAM_WW4A1_4", "VBRK_WW4A1" ], [ "BRAM_WW4A2_4", "VBRK_WW4A2" ], [ "BRAM_WW4A3_4", "VBRK_WW4A3" ], [ "BRAM_WW4B0_4", "VBRK_WW4B0" ], [ "BRAM_WW4B1_4", "VBRK_WW4B1" ], [ "BRAM_WW4B2_4", "VBRK_WW4B2" ], [ "BRAM_WW4B3_4", "VBRK_WW4B3" ], [ "BRAM_WW4C0_4", "VBRK_WW4C0" ], [ "BRAM_WW4C1_4", "VBRK_WW4C1" ], [ "BRAM_WW4C2_4", "VBRK_WW4C2" ], [ "BRAM_WW4C3_4", "VBRK_WW4C3" ], [ "BRAM_WW4END0_4", "VBRK_WW4END0" ], [ "BRAM_WW4END1_4", "VBRK_WW4END1" ], [ "BRAM_WW4END2_4", "VBRK_WW4END2" ], [ "BRAM_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "BRAM_L", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_3", "VBRK_EE2A0" ], [ "BRAM_EE2A1_3", "VBRK_EE2A1" ], [ "BRAM_EE2A2_3", "VBRK_EE2A2" ], [ "BRAM_EE2A3_3", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_3", "VBRK_EE4A0" ], [ "BRAM_EE4A1_3", "VBRK_EE4A1" ], [ "BRAM_EE4A2_3", "VBRK_EE4A2" ], [ "BRAM_EE4A3_3", "VBRK_EE4A3" ], [ "BRAM_EE4B0_3", "VBRK_EE4B0" ], [ "BRAM_EE4B1_3", "VBRK_EE4B1" ], [ "BRAM_EE4B2_3", "VBRK_EE4B2" ], [ "BRAM_EE4B3_3", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_3", "VBRK_EE4C0" ], [ "BRAM_EE4C1_3", "VBRK_EE4C1" ], [ "BRAM_EE4C2_3", "VBRK_EE4C2" ], [ "BRAM_EE4C3_3", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "BRAM_LH1_3", "VBRK_LH1" ], [ "BRAM_LH2_3", "VBRK_LH2" ], [ "BRAM_LH3_3", "VBRK_LH3" ], [ "BRAM_LH4_3", "VBRK_LH4" ], [ "BRAM_LH5_3", "VBRK_LH5" ], [ "BRAM_LH6_3", "VBRK_LH6" ], [ "BRAM_LH7_3", "VBRK_LH7" ], [ "BRAM_LH8_3", "VBRK_LH8" ], [ "BRAM_LH9_3", "VBRK_LH9" ], [ "BRAM_LH10_3", "VBRK_LH10" ], [ "BRAM_LH11_3", "VBRK_LH11" ], [ "BRAM_LH12_3", "VBRK_LH12" ], [ "BRAM_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_3", "VBRK_NE2A0" ], [ "BRAM_NE2A1_3", "VBRK_NE2A1" ], [ "BRAM_NE2A2_3", "VBRK_NE2A2" ], [ "BRAM_NE2A3_3", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_3", "VBRK_NE4C0" ], [ "BRAM_NE4C1_3", "VBRK_NE4C1" ], [ "BRAM_NE4C2_3", "VBRK_NE4C2" ], [ "BRAM_NE4C3_3", "VBRK_NE4C3" ], [ "BRAM_NW2A0_3", "VBRK_NW2A0" ], [ "BRAM_NW2A1_3", "VBRK_NW2A1" ], [ "BRAM_NW2A2_3", "VBRK_NW2A2" ], [ "BRAM_NW2A3_3", "VBRK_NW2A3" ], [ "BRAM_NW4A0_3", "VBRK_NW4A0" ], [ "BRAM_NW4A1_3", "VBRK_NW4A1" ], [ "BRAM_NW4A2_3", "VBRK_NW4A2" ], [ "BRAM_NW4A3_3", "VBRK_NW4A3" ], [ "BRAM_NW4END0_3", "VBRK_NW4END0" ], [ "BRAM_NW4END1_3", "VBRK_NW4END1" ], [ "BRAM_NW4END2_3", "VBRK_NW4END2" ], [ "BRAM_NW4END3_3", "VBRK_NW4END3" ], [ "BRAM_SE2A0_3", "VBRK_SE2A0" ], [ "BRAM_SE2A1_3", "VBRK_SE2A1" ], [ "BRAM_SE2A2_3", "VBRK_SE2A2" ], [ "BRAM_SE2A3_3", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_3", "VBRK_SE4C0" ], [ "BRAM_SE4C1_3", "VBRK_SE4C1" ], [ "BRAM_SE4C2_3", "VBRK_SE4C2" ], [ "BRAM_SE4C3_3", "VBRK_SE4C3" ], [ "BRAM_SW2A0_3", "VBRK_SW2A0" ], [ "BRAM_SW2A1_3", "VBRK_SW2A1" ], [ "BRAM_SW2A2_3", "VBRK_SW2A2" ], [ "BRAM_SW2A3_3", "VBRK_SW2A3" ], [ "BRAM_SW4A0_3", "VBRK_SW4A0" ], [ "BRAM_SW4A1_3", "VBRK_SW4A1" ], [ "BRAM_SW4A2_3", "VBRK_SW4A2" ], [ "BRAM_SW4A3_3", "VBRK_SW4A3" ], [ "BRAM_SW4END0_3", "VBRK_SW4END0" ], [ "BRAM_SW4END1_3", "VBRK_SW4END1" ], [ "BRAM_SW4END2_3", "VBRK_SW4END2" ], [ "BRAM_SW4END3_3", "VBRK_SW4END3" ], [ "BRAM_WL1END0_3", "VBRK_WL1END0" ], [ "BRAM_WL1END1_3", "VBRK_WL1END1" ], [ "BRAM_WL1END2_3", "VBRK_WL1END2" ], [ "BRAM_WL1END3_3", "VBRK_WL1END3" ], [ "BRAM_WR1END0_3", "VBRK_WR1END0" ], [ "BRAM_WR1END1_3", "VBRK_WR1END1" ], [ "BRAM_WR1END2_3", "VBRK_WR1END2" ], [ "BRAM_WR1END3_3", "VBRK_WR1END3" ], [ "BRAM_WW2A0_3", "VBRK_WW2A0" ], [ "BRAM_WW2A1_3", "VBRK_WW2A1" ], [ "BRAM_WW2A2_3", "VBRK_WW2A2" ], [ "BRAM_WW2A3_3", "VBRK_WW2A3" ], [ "BRAM_WW2END0_3", "VBRK_WW2END0" ], [ "BRAM_WW2END1_3", "VBRK_WW2END1" ], [ "BRAM_WW2END2_3", "VBRK_WW2END2" ], [ "BRAM_WW2END3_3", "VBRK_WW2END3" ], [ "BRAM_WW4A0_3", "VBRK_WW4A0" ], [ "BRAM_WW4A1_3", "VBRK_WW4A1" ], [ "BRAM_WW4A2_3", "VBRK_WW4A2" ], [ "BRAM_WW4A3_3", "VBRK_WW4A3" ], [ "BRAM_WW4B0_3", "VBRK_WW4B0" ], [ "BRAM_WW4B1_3", "VBRK_WW4B1" ], [ "BRAM_WW4B2_3", "VBRK_WW4B2" ], [ "BRAM_WW4B3_3", "VBRK_WW4B3" ], [ "BRAM_WW4C0_3", "VBRK_WW4C0" ], [ "BRAM_WW4C1_3", "VBRK_WW4C1" ], [ "BRAM_WW4C2_3", "VBRK_WW4C2" ], [ "BRAM_WW4C3_3", "VBRK_WW4C3" ], [ "BRAM_WW4END0_3", "VBRK_WW4END0" ], [ "BRAM_WW4END1_3", "VBRK_WW4END1" ], [ "BRAM_WW4END2_3", "VBRK_WW4END2" ], [ "BRAM_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "BRAM_L", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_2", "VBRK_EE2A0" ], [ "BRAM_EE2A1_2", "VBRK_EE2A1" ], [ "BRAM_EE2A2_2", "VBRK_EE2A2" ], [ "BRAM_EE2A3_2", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_2", "VBRK_EE4A0" ], [ "BRAM_EE4A1_2", "VBRK_EE4A1" ], [ "BRAM_EE4A2_2", "VBRK_EE4A2" ], [ "BRAM_EE4A3_2", "VBRK_EE4A3" ], [ "BRAM_EE4B0_2", "VBRK_EE4B0" ], [ "BRAM_EE4B1_2", "VBRK_EE4B1" ], [ "BRAM_EE4B2_2", "VBRK_EE4B2" ], [ "BRAM_EE4B3_2", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_2", "VBRK_EE4C0" ], [ "BRAM_EE4C1_2", "VBRK_EE4C1" ], [ "BRAM_EE4C2_2", "VBRK_EE4C2" ], [ "BRAM_EE4C3_2", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "BRAM_LH1_2", "VBRK_LH1" ], [ "BRAM_LH2_2", "VBRK_LH2" ], [ "BRAM_LH3_2", "VBRK_LH3" ], [ "BRAM_LH4_2", "VBRK_LH4" ], [ "BRAM_LH5_2", "VBRK_LH5" ], [ "BRAM_LH6_2", "VBRK_LH6" ], [ "BRAM_LH7_2", "VBRK_LH7" ], [ "BRAM_LH8_2", "VBRK_LH8" ], [ "BRAM_LH9_2", "VBRK_LH9" ], [ "BRAM_LH10_2", "VBRK_LH10" ], [ "BRAM_LH11_2", "VBRK_LH11" ], [ "BRAM_LH12_2", "VBRK_LH12" ], [ "BRAM_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_2", "VBRK_NE2A0" ], [ "BRAM_NE2A1_2", "VBRK_NE2A1" ], [ "BRAM_NE2A2_2", "VBRK_NE2A2" ], [ "BRAM_NE2A3_2", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_2", "VBRK_NE4C0" ], [ "BRAM_NE4C1_2", "VBRK_NE4C1" ], [ "BRAM_NE4C2_2", "VBRK_NE4C2" ], [ "BRAM_NE4C3_2", "VBRK_NE4C3" ], [ "BRAM_NW2A0_2", "VBRK_NW2A0" ], [ "BRAM_NW2A1_2", "VBRK_NW2A1" ], [ "BRAM_NW2A2_2", "VBRK_NW2A2" ], [ "BRAM_NW2A3_2", "VBRK_NW2A3" ], [ "BRAM_NW4A0_2", "VBRK_NW4A0" ], [ "BRAM_NW4A1_2", "VBRK_NW4A1" ], [ "BRAM_NW4A2_2", "VBRK_NW4A2" ], [ "BRAM_NW4A3_2", "VBRK_NW4A3" ], [ "BRAM_NW4END0_2", "VBRK_NW4END0" ], [ "BRAM_NW4END1_2", "VBRK_NW4END1" ], [ "BRAM_NW4END2_2", "VBRK_NW4END2" ], [ "BRAM_NW4END3_2", "VBRK_NW4END3" ], [ "BRAM_SE2A0_2", "VBRK_SE2A0" ], [ "BRAM_SE2A1_2", "VBRK_SE2A1" ], [ "BRAM_SE2A2_2", "VBRK_SE2A2" ], [ "BRAM_SE2A3_2", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_2", "VBRK_SE4C0" ], [ "BRAM_SE4C1_2", "VBRK_SE4C1" ], [ "BRAM_SE4C2_2", "VBRK_SE4C2" ], [ "BRAM_SE4C3_2", "VBRK_SE4C3" ], [ "BRAM_SW2A0_2", "VBRK_SW2A0" ], [ "BRAM_SW2A1_2", "VBRK_SW2A1" ], [ "BRAM_SW2A2_2", "VBRK_SW2A2" ], [ "BRAM_SW2A3_2", "VBRK_SW2A3" ], [ "BRAM_SW4A0_2", "VBRK_SW4A0" ], [ "BRAM_SW4A1_2", "VBRK_SW4A1" ], [ "BRAM_SW4A2_2", "VBRK_SW4A2" ], [ "BRAM_SW4A3_2", "VBRK_SW4A3" ], [ "BRAM_SW4END0_2", "VBRK_SW4END0" ], [ "BRAM_SW4END1_2", "VBRK_SW4END1" ], [ "BRAM_SW4END2_2", "VBRK_SW4END2" ], [ "BRAM_SW4END3_2", "VBRK_SW4END3" ], [ "BRAM_WL1END0_2", "VBRK_WL1END0" ], [ "BRAM_WL1END1_2", "VBRK_WL1END1" ], [ "BRAM_WL1END2_2", "VBRK_WL1END2" ], [ "BRAM_WL1END3_2", "VBRK_WL1END3" ], [ "BRAM_WR1END0_2", "VBRK_WR1END0" ], [ "BRAM_WR1END1_2", "VBRK_WR1END1" ], [ "BRAM_WR1END2_2", "VBRK_WR1END2" ], [ "BRAM_WR1END3_2", "VBRK_WR1END3" ], [ "BRAM_WW2A0_2", "VBRK_WW2A0" ], [ "BRAM_WW2A1_2", "VBRK_WW2A1" ], [ "BRAM_WW2A2_2", "VBRK_WW2A2" ], [ "BRAM_WW2A3_2", "VBRK_WW2A3" ], [ "BRAM_WW2END0_2", "VBRK_WW2END0" ], [ "BRAM_WW2END1_2", "VBRK_WW2END1" ], [ "BRAM_WW2END2_2", "VBRK_WW2END2" ], [ "BRAM_WW2END3_2", "VBRK_WW2END3" ], [ "BRAM_WW4A0_2", "VBRK_WW4A0" ], [ "BRAM_WW4A1_2", "VBRK_WW4A1" ], [ "BRAM_WW4A2_2", "VBRK_WW4A2" ], [ "BRAM_WW4A3_2", "VBRK_WW4A3" ], [ "BRAM_WW4B0_2", "VBRK_WW4B0" ], [ "BRAM_WW4B1_2", "VBRK_WW4B1" ], [ "BRAM_WW4B2_2", "VBRK_WW4B2" ], [ "BRAM_WW4B3_2", "VBRK_WW4B3" ], [ "BRAM_WW4C0_2", "VBRK_WW4C0" ], [ "BRAM_WW4C1_2", "VBRK_WW4C1" ], [ "BRAM_WW4C2_2", "VBRK_WW4C2" ], [ "BRAM_WW4C3_2", "VBRK_WW4C3" ], [ "BRAM_WW4END0_2", "VBRK_WW4END0" ], [ "BRAM_WW4END1_2", "VBRK_WW4END1" ], [ "BRAM_WW4END2_2", "VBRK_WW4END2" ], [ "BRAM_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "BRAM_L", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_1", "VBRK_EE2A0" ], [ "BRAM_EE2A1_1", "VBRK_EE2A1" ], [ "BRAM_EE2A2_1", "VBRK_EE2A2" ], [ "BRAM_EE2A3_1", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_1", "VBRK_EE4A0" ], [ "BRAM_EE4A1_1", "VBRK_EE4A1" ], [ "BRAM_EE4A2_1", "VBRK_EE4A2" ], [ "BRAM_EE4A3_1", "VBRK_EE4A3" ], [ "BRAM_EE4B0_1", "VBRK_EE4B0" ], [ "BRAM_EE4B1_1", "VBRK_EE4B1" ], [ "BRAM_EE4B2_1", "VBRK_EE4B2" ], [ "BRAM_EE4B3_1", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_1", "VBRK_EE4C0" ], [ "BRAM_EE4C1_1", "VBRK_EE4C1" ], [ "BRAM_EE4C2_1", "VBRK_EE4C2" ], [ "BRAM_EE4C3_1", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "BRAM_LH1_1", "VBRK_LH1" ], [ "BRAM_LH2_1", "VBRK_LH2" ], [ "BRAM_LH3_1", "VBRK_LH3" ], [ "BRAM_LH4_1", "VBRK_LH4" ], [ "BRAM_LH5_1", "VBRK_LH5" ], [ "BRAM_LH6_1", "VBRK_LH6" ], [ "BRAM_LH7_1", "VBRK_LH7" ], [ "BRAM_LH8_1", "VBRK_LH8" ], [ "BRAM_LH9_1", "VBRK_LH9" ], [ "BRAM_LH10_1", "VBRK_LH10" ], [ "BRAM_LH11_1", "VBRK_LH11" ], [ "BRAM_LH12_1", "VBRK_LH12" ], [ "BRAM_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_1", "VBRK_NE2A0" ], [ "BRAM_NE2A1_1", "VBRK_NE2A1" ], [ "BRAM_NE2A2_1", "VBRK_NE2A2" ], [ "BRAM_NE2A3_1", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_1", "VBRK_NE4C0" ], [ "BRAM_NE4C1_1", "VBRK_NE4C1" ], [ "BRAM_NE4C2_1", "VBRK_NE4C2" ], [ "BRAM_NE4C3_1", "VBRK_NE4C3" ], [ "BRAM_NW2A0_1", "VBRK_NW2A0" ], [ "BRAM_NW2A1_1", "VBRK_NW2A1" ], [ "BRAM_NW2A2_1", "VBRK_NW2A2" ], [ "BRAM_NW2A3_1", "VBRK_NW2A3" ], [ "BRAM_NW4A0_1", "VBRK_NW4A0" ], [ "BRAM_NW4A1_1", "VBRK_NW4A1" ], [ "BRAM_NW4A2_1", "VBRK_NW4A2" ], [ "BRAM_NW4A3_1", "VBRK_NW4A3" ], [ "BRAM_NW4END0_1", "VBRK_NW4END0" ], [ "BRAM_NW4END1_1", "VBRK_NW4END1" ], [ "BRAM_NW4END2_1", "VBRK_NW4END2" ], [ "BRAM_NW4END3_1", "VBRK_NW4END3" ], [ "BRAM_SE2A0_1", "VBRK_SE2A0" ], [ "BRAM_SE2A1_1", "VBRK_SE2A1" ], [ "BRAM_SE2A2_1", "VBRK_SE2A2" ], [ "BRAM_SE2A3_1", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_1", "VBRK_SE4C0" ], [ "BRAM_SE4C1_1", "VBRK_SE4C1" ], [ "BRAM_SE4C2_1", "VBRK_SE4C2" ], [ "BRAM_SE4C3_1", "VBRK_SE4C3" ], [ "BRAM_SW2A0_1", "VBRK_SW2A0" ], [ "BRAM_SW2A1_1", "VBRK_SW2A1" ], [ "BRAM_SW2A2_1", "VBRK_SW2A2" ], [ "BRAM_SW2A3_1", "VBRK_SW2A3" ], [ "BRAM_SW4A0_1", "VBRK_SW4A0" ], [ "BRAM_SW4A1_1", "VBRK_SW4A1" ], [ "BRAM_SW4A2_1", "VBRK_SW4A2" ], [ "BRAM_SW4A3_1", "VBRK_SW4A3" ], [ "BRAM_SW4END0_1", "VBRK_SW4END0" ], [ "BRAM_SW4END1_1", "VBRK_SW4END1" ], [ "BRAM_SW4END2_1", "VBRK_SW4END2" ], [ "BRAM_SW4END3_1", "VBRK_SW4END3" ], [ "BRAM_WL1END0_1", "VBRK_WL1END0" ], [ "BRAM_WL1END1_1", "VBRK_WL1END1" ], [ "BRAM_WL1END2_1", "VBRK_WL1END2" ], [ "BRAM_WL1END3_1", "VBRK_WL1END3" ], [ "BRAM_WR1END0_1", "VBRK_WR1END0" ], [ "BRAM_WR1END1_1", "VBRK_WR1END1" ], [ "BRAM_WR1END2_1", "VBRK_WR1END2" ], [ "BRAM_WR1END3_1", "VBRK_WR1END3" ], [ "BRAM_WW2A0_1", "VBRK_WW2A0" ], [ "BRAM_WW2A1_1", "VBRK_WW2A1" ], [ "BRAM_WW2A2_1", "VBRK_WW2A2" ], [ "BRAM_WW2A3_1", "VBRK_WW2A3" ], [ "BRAM_WW2END0_1", "VBRK_WW2END0" ], [ "BRAM_WW2END1_1", "VBRK_WW2END1" ], [ "BRAM_WW2END2_1", "VBRK_WW2END2" ], [ "BRAM_WW2END3_1", "VBRK_WW2END3" ], [ "BRAM_WW4A0_1", "VBRK_WW4A0" ], [ "BRAM_WW4A1_1", "VBRK_WW4A1" ], [ "BRAM_WW4A2_1", "VBRK_WW4A2" ], [ "BRAM_WW4A3_1", "VBRK_WW4A3" ], [ "BRAM_WW4B0_1", "VBRK_WW4B0" ], [ "BRAM_WW4B1_1", "VBRK_WW4B1" ], [ "BRAM_WW4B2_1", "VBRK_WW4B2" ], [ "BRAM_WW4B3_1", "VBRK_WW4B3" ], [ "BRAM_WW4C0_1", "VBRK_WW4C0" ], [ "BRAM_WW4C1_1", "VBRK_WW4C1" ], [ "BRAM_WW4C2_1", "VBRK_WW4C2" ], [ "BRAM_WW4C3_1", "VBRK_WW4C3" ], [ "BRAM_WW4END0_1", "VBRK_WW4END0" ], [ "BRAM_WW4END1_1", "VBRK_WW4END1" ], [ "BRAM_WW4END2_1", "VBRK_WW4END2" ], [ "BRAM_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "BRAM_L", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_0", "VBRK_EE2A0" ], [ "BRAM_EE2A1_0", "VBRK_EE2A1" ], [ "BRAM_EE2A2_0", "VBRK_EE2A2" ], [ "BRAM_EE2A3_0", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_0", "VBRK_EE4A0" ], [ "BRAM_EE4A1_0", "VBRK_EE4A1" ], [ "BRAM_EE4A2_0", "VBRK_EE4A2" ], [ "BRAM_EE4A3_0", "VBRK_EE4A3" ], [ "BRAM_EE4B0_0", "VBRK_EE4B0" ], [ "BRAM_EE4B1_0", "VBRK_EE4B1" ], [ "BRAM_EE4B2_0", "VBRK_EE4B2" ], [ "BRAM_EE4B3_0", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_0", "VBRK_EE4C0" ], [ "BRAM_EE4C1_0", "VBRK_EE4C1" ], [ "BRAM_EE4C2_0", "VBRK_EE4C2" ], [ "BRAM_EE4C3_0", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "BRAM_LH1_0", "VBRK_LH1" ], [ "BRAM_LH2_0", "VBRK_LH2" ], [ "BRAM_LH3_0", "VBRK_LH3" ], [ "BRAM_LH4_0", "VBRK_LH4" ], [ "BRAM_LH5_0", "VBRK_LH5" ], [ "BRAM_LH6_0", "VBRK_LH6" ], [ "BRAM_LH7_0", "VBRK_LH7" ], [ "BRAM_LH8_0", "VBRK_LH8" ], [ "BRAM_LH9_0", "VBRK_LH9" ], [ "BRAM_LH10_0", "VBRK_LH10" ], [ "BRAM_LH11_0", "VBRK_LH11" ], [ "BRAM_LH12_0", "VBRK_LH12" ], [ "BRAM_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_0", "VBRK_NE2A0" ], [ "BRAM_NE2A1_0", "VBRK_NE2A1" ], [ "BRAM_NE2A2_0", "VBRK_NE2A2" ], [ "BRAM_NE2A3_0", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_0", "VBRK_NE4C0" ], [ "BRAM_NE4C1_0", "VBRK_NE4C1" ], [ "BRAM_NE4C2_0", "VBRK_NE4C2" ], [ "BRAM_NE4C3_0", "VBRK_NE4C3" ], [ "BRAM_NW2A0_0", "VBRK_NW2A0" ], [ "BRAM_NW2A1_0", "VBRK_NW2A1" ], [ "BRAM_NW2A2_0", "VBRK_NW2A2" ], [ "BRAM_NW2A3_0", "VBRK_NW2A3" ], [ "BRAM_NW4A0_0", "VBRK_NW4A0" ], [ "BRAM_NW4A1_0", "VBRK_NW4A1" ], [ "BRAM_NW4A2_0", "VBRK_NW4A2" ], [ "BRAM_NW4A3_0", "VBRK_NW4A3" ], [ "BRAM_NW4END0_0", "VBRK_NW4END0" ], [ "BRAM_NW4END1_0", "VBRK_NW4END1" ], [ "BRAM_NW4END2_0", "VBRK_NW4END2" ], [ "BRAM_NW4END3_0", "VBRK_NW4END3" ], [ "BRAM_SE2A0_0", "VBRK_SE2A0" ], [ "BRAM_SE2A1_0", "VBRK_SE2A1" ], [ "BRAM_SE2A2_0", "VBRK_SE2A2" ], [ "BRAM_SE2A3_0", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_0", "VBRK_SE4C0" ], [ "BRAM_SE4C1_0", "VBRK_SE4C1" ], [ "BRAM_SE4C2_0", "VBRK_SE4C2" ], [ "BRAM_SE4C3_0", "VBRK_SE4C3" ], [ "BRAM_SW2A0_0", "VBRK_SW2A0" ], [ "BRAM_SW2A1_0", "VBRK_SW2A1" ], [ "BRAM_SW2A2_0", "VBRK_SW2A2" ], [ "BRAM_SW2A3_0", "VBRK_SW2A3" ], [ "BRAM_SW4A0_0", "VBRK_SW4A0" ], [ "BRAM_SW4A1_0", "VBRK_SW4A1" ], [ "BRAM_SW4A2_0", "VBRK_SW4A2" ], [ "BRAM_SW4A3_0", "VBRK_SW4A3" ], [ "BRAM_SW4END0_0", "VBRK_SW4END0" ], [ "BRAM_SW4END1_0", "VBRK_SW4END1" ], [ "BRAM_SW4END2_0", "VBRK_SW4END2" ], [ "BRAM_SW4END3_0", "VBRK_SW4END3" ], [ "BRAM_WL1END0_0", "VBRK_WL1END0" ], [ "BRAM_WL1END1_0", "VBRK_WL1END1" ], [ "BRAM_WL1END2_0", "VBRK_WL1END2" ], [ "BRAM_WL1END3_0", "VBRK_WL1END3" ], [ "BRAM_WR1END0_0", "VBRK_WR1END0" ], [ "BRAM_WR1END1_0", "VBRK_WR1END1" ], [ "BRAM_WR1END2_0", "VBRK_WR1END2" ], [ "BRAM_WR1END3_0", "VBRK_WR1END3" ], [ "BRAM_WW2A0_0", "VBRK_WW2A0" ], [ "BRAM_WW2A1_0", "VBRK_WW2A1" ], [ "BRAM_WW2A2_0", "VBRK_WW2A2" ], [ "BRAM_WW2A3_0", "VBRK_WW2A3" ], [ "BRAM_WW2END0_0", "VBRK_WW2END0" ], [ "BRAM_WW2END1_0", "VBRK_WW2END1" ], [ "BRAM_WW2END2_0", "VBRK_WW2END2" ], [ "BRAM_WW2END3_0", "VBRK_WW2END3" ], [ "BRAM_WW4A0_0", "VBRK_WW4A0" ], [ "BRAM_WW4A1_0", "VBRK_WW4A1" ], [ "BRAM_WW4A2_0", "VBRK_WW4A2" ], [ "BRAM_WW4A3_0", "VBRK_WW4A3" ], [ "BRAM_WW4B0_0", "VBRK_WW4B0" ], [ "BRAM_WW4B1_0", "VBRK_WW4B1" ], [ "BRAM_WW4B2_0", "VBRK_WW4B2" ], [ "BRAM_WW4B3_0", "VBRK_WW4B3" ], [ "BRAM_WW4C0_0", "VBRK_WW4C0" ], [ "BRAM_WW4C1_0", "VBRK_WW4C1" ], [ "BRAM_WW4C2_0", "VBRK_WW4C2" ], [ "BRAM_WW4C3_0", "VBRK_WW4C3" ], [ "BRAM_WW4END0_0", "VBRK_WW4END0" ], [ "BRAM_WW4END1_0", "VBRK_WW4END1" ], [ "BRAM_WW4END2_0", "VBRK_WW4END2" ], [ "BRAM_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "BRAM_R", "BRAM_R" ], "wire_pairs": [ [ "BRAM_CASCINTOP_ADDRARDADDRU0", "BRAM_CASCOUT_ADDRARDADDRU0" ], [ "BRAM_CASCINTOP_ADDRARDADDRU1", "BRAM_CASCOUT_ADDRARDADDRU1" ], [ "BRAM_CASCINTOP_ADDRARDADDRU2", "BRAM_CASCOUT_ADDRARDADDRU2" ], [ "BRAM_CASCINTOP_ADDRARDADDRU3", "BRAM_CASCOUT_ADDRARDADDRU3" ], [ "BRAM_CASCINTOP_ADDRARDADDRU4", "BRAM_CASCOUT_ADDRARDADDRU4" ], [ "BRAM_CASCINTOP_ADDRARDADDRU5", "BRAM_CASCOUT_ADDRARDADDRU5" ], [ "BRAM_CASCINTOP_ADDRARDADDRU6", "BRAM_CASCOUT_ADDRARDADDRU6" ], [ "BRAM_CASCINTOP_ADDRARDADDRU7", "BRAM_CASCOUT_ADDRARDADDRU7" ], [ "BRAM_CASCINTOP_ADDRARDADDRU8", "BRAM_CASCOUT_ADDRARDADDRU8" ], [ "BRAM_CASCINTOP_ADDRARDADDRU9", "BRAM_CASCOUT_ADDRARDADDRU9" ], [ "BRAM_CASCINTOP_ADDRARDADDRU10", "BRAM_CASCOUT_ADDRARDADDRU10" ], [ "BRAM_CASCINTOP_ADDRARDADDRU11", "BRAM_CASCOUT_ADDRARDADDRU11" ], [ "BRAM_CASCINTOP_ADDRARDADDRU12", "BRAM_CASCOUT_ADDRARDADDRU12" ], [ "BRAM_CASCINTOP_ADDRARDADDRU13", "BRAM_CASCOUT_ADDRARDADDRU13" ], [ "BRAM_CASCINTOP_ADDRARDADDRU14", "BRAM_CASCOUT_ADDRARDADDRU14" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU0", "BRAM_CASCOUT_ADDRBWRADDRU0" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU1", "BRAM_CASCOUT_ADDRBWRADDRU1" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU2", "BRAM_CASCOUT_ADDRBWRADDRU2" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU3", "BRAM_CASCOUT_ADDRBWRADDRU3" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU4", "BRAM_CASCOUT_ADDRBWRADDRU4" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU5", "BRAM_CASCOUT_ADDRBWRADDRU5" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU6", "BRAM_CASCOUT_ADDRBWRADDRU6" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU7", "BRAM_CASCOUT_ADDRBWRADDRU7" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU8", "BRAM_CASCOUT_ADDRBWRADDRU8" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU9", "BRAM_CASCOUT_ADDRBWRADDRU9" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU10", "BRAM_CASCOUT_ADDRBWRADDRU10" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU11", "BRAM_CASCOUT_ADDRBWRADDRU11" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU12", "BRAM_CASCOUT_ADDRBWRADDRU12" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU13", "BRAM_CASCOUT_ADDRBWRADDRU13" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU14", "BRAM_CASCOUT_ADDRBWRADDRU14" ], [ "BRAM_PMVBRAM_O", "BRAM_PMVBRAM_O_1" ], [ "BRAM_PMVBRAM_ODIV2", "BRAM_PMVBRAM_ODIV2_1" ], [ "BRAM_PMVBRAM_O_1", "BRAM_PMVBRAM_O_2" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "BRAM_R", "BRAM_R" ], "wire_pairs": [ [ "BRAM_CASCINBOT_ADDRARDADDRU0", "BRAM_CASCOUT_ADDRARDADDRU0" ], [ "BRAM_CASCINBOT_ADDRARDADDRU1", "BRAM_CASCOUT_ADDRARDADDRU1" ], [ "BRAM_CASCINBOT_ADDRARDADDRU2", "BRAM_CASCOUT_ADDRARDADDRU2" ], [ "BRAM_CASCINBOT_ADDRARDADDRU3", "BRAM_CASCOUT_ADDRARDADDRU3" ], [ "BRAM_CASCINBOT_ADDRARDADDRU4", "BRAM_CASCOUT_ADDRARDADDRU4" ], [ "BRAM_CASCINBOT_ADDRARDADDRU5", "BRAM_CASCOUT_ADDRARDADDRU5" ], [ "BRAM_CASCINBOT_ADDRARDADDRU6", "BRAM_CASCOUT_ADDRARDADDRU6" ], [ "BRAM_CASCINBOT_ADDRARDADDRU7", "BRAM_CASCOUT_ADDRARDADDRU7" ], [ "BRAM_CASCINBOT_ADDRARDADDRU8", "BRAM_CASCOUT_ADDRARDADDRU8" ], [ "BRAM_CASCINBOT_ADDRARDADDRU9", "BRAM_CASCOUT_ADDRARDADDRU9" ], [ "BRAM_CASCINBOT_ADDRARDADDRU10", "BRAM_CASCOUT_ADDRARDADDRU10" ], [ "BRAM_CASCINBOT_ADDRARDADDRU11", "BRAM_CASCOUT_ADDRARDADDRU11" ], [ "BRAM_CASCINBOT_ADDRARDADDRU12", "BRAM_CASCOUT_ADDRARDADDRU12" ], [ "BRAM_CASCINBOT_ADDRARDADDRU13", "BRAM_CASCOUT_ADDRARDADDRU13" ], [ "BRAM_CASCINBOT_ADDRARDADDRU14", "BRAM_CASCOUT_ADDRARDADDRU14" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU0", "BRAM_CASCOUT_ADDRBWRADDRU0" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU1", "BRAM_CASCOUT_ADDRBWRADDRU1" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU2", "BRAM_CASCOUT_ADDRBWRADDRU2" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU3", "BRAM_CASCOUT_ADDRBWRADDRU3" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU4", "BRAM_CASCOUT_ADDRBWRADDRU4" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU5", "BRAM_CASCOUT_ADDRBWRADDRU5" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU6", "BRAM_CASCOUT_ADDRBWRADDRU6" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU7", "BRAM_CASCOUT_ADDRBWRADDRU7" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU8", "BRAM_CASCOUT_ADDRBWRADDRU8" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU9", "BRAM_CASCOUT_ADDRBWRADDRU9" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU10", "BRAM_CASCOUT_ADDRBWRADDRU10" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU11", "BRAM_CASCOUT_ADDRBWRADDRU11" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU12", "BRAM_CASCOUT_ADDRBWRADDRU12" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU13", "BRAM_CASCOUT_ADDRBWRADDRU13" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU14", "BRAM_CASCOUT_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEINA", "BRAM_FIFO36_CASCADEOUTA_1" ], [ "BRAM_FIFO36_CASCADEINB", "BRAM_FIFO36_CASCADEOUTB_1" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "BRAM_R", "BRKH_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINTOP_ADDRARDADDRU0", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCINTOP_ADDRARDADDRU1", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCINTOP_ADDRARDADDRU2", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCINTOP_ADDRARDADDRU3", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCINTOP_ADDRARDADDRU4", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCINTOP_ADDRARDADDRU5", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCINTOP_ADDRARDADDRU6", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCINTOP_ADDRARDADDRU7", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCINTOP_ADDRARDADDRU8", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCINTOP_ADDRARDADDRU9", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCINTOP_ADDRARDADDRU10", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCINTOP_ADDRARDADDRU11", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCINTOP_ADDRARDADDRU12", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCINTOP_ADDRARDADDRU13", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCINTOP_ADDRARDADDRU14", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU0", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU1", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU2", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU3", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU4", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU5", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU6", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU7", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU8", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU9", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU10", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU11", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU12", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU13", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU14", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEOUTA_1", "BRKH_BRAM_CASCADEA_R" ], [ "BRAM_FIFO36_CASCADEOUTB_1", "BRKH_BRAM_CASCADEB_R" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRAM_R", "BRKH_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINBOT_ADDRARDADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCINBOT_ADDRARDADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCINBOT_ADDRARDADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCINBOT_ADDRARDADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCINBOT_ADDRARDADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCINBOT_ADDRARDADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCINBOT_ADDRARDADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCINBOT_ADDRARDADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCINBOT_ADDRARDADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCINBOT_ADDRARDADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCINBOT_ADDRARDADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCINBOT_ADDRARDADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCINBOT_ADDRARDADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCINBOT_ADDRARDADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCINBOT_ADDRARDADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU0", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU1", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU2", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU3", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU4", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU5", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU6", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU7", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU8", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU9", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU10", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU11", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU12", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU13", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU14", "BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "BRKH_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "BRKH_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEINA", "BRKH_BRAM_CASCADEA_R" ], [ "BRAM_FIFO36_CASCADEINB", "BRKH_BRAM_CASCADEB_R" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "BRAM_R", "HCLK_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINTOP_ADDRARDADDRU0", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCINTOP_ADDRARDADDRU1", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCINTOP_ADDRARDADDRU2", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCINTOP_ADDRARDADDRU3", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCINTOP_ADDRARDADDRU4", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCINTOP_ADDRARDADDRU5", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCINTOP_ADDRARDADDRU6", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCINTOP_ADDRARDADDRU7", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCINTOP_ADDRARDADDRU8", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCINTOP_ADDRARDADDRU9", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCINTOP_ADDRARDADDRU10", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCINTOP_ADDRARDADDRU11", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCINTOP_ADDRARDADDRU12", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCINTOP_ADDRARDADDRU13", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCINTOP_ADDRARDADDRU14", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU0", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU1", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU2", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU3", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU4", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU5", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU6", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU7", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU8", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU9", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU10", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU11", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU12", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU13", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINTOP_ADDRBWRADDRU14", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEOUTA_1", "HCLK_BRAM_CASCADEA_R" ], [ "BRAM_FIFO36_CASCADEOUTB_1", "HCLK_BRAM_CASCADEB_R" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRAM_R", "HCLK_BRAM" ], "wire_pairs": [ [ "BRAM_CASCINBOT_ADDRARDADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU0" ], [ "BRAM_CASCINBOT_ADDRARDADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU1" ], [ "BRAM_CASCINBOT_ADDRARDADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU2" ], [ "BRAM_CASCINBOT_ADDRARDADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU3" ], [ "BRAM_CASCINBOT_ADDRARDADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU4" ], [ "BRAM_CASCINBOT_ADDRARDADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU5" ], [ "BRAM_CASCINBOT_ADDRARDADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU6" ], [ "BRAM_CASCINBOT_ADDRARDADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU7" ], [ "BRAM_CASCINBOT_ADDRARDADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU8" ], [ "BRAM_CASCINBOT_ADDRARDADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU9" ], [ "BRAM_CASCINBOT_ADDRARDADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU10" ], [ "BRAM_CASCINBOT_ADDRARDADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU11" ], [ "BRAM_CASCINBOT_ADDRARDADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU12" ], [ "BRAM_CASCINBOT_ADDRARDADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU13" ], [ "BRAM_CASCINBOT_ADDRARDADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRARDADDRU14" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU0", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU0" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU1", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU1" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU2", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU2" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU3", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU3" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU4", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU4" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU5", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU5" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU6", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU6" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU7", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU7" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU8", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU8" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU9", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU9" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU10", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU10" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU11", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU11" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU12", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU12" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU13", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU13" ], [ "BRAM_CASCINBOT_ADDRBWRADDRU14", "HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU14" ], [ "BRAM_CASCOUT_ADDRARDADDRU0", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU0" ], [ "BRAM_CASCOUT_ADDRARDADDRU1", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU1" ], [ "BRAM_CASCOUT_ADDRARDADDRU2", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU2" ], [ "BRAM_CASCOUT_ADDRARDADDRU3", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU3" ], [ "BRAM_CASCOUT_ADDRARDADDRU4", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU4" ], [ "BRAM_CASCOUT_ADDRARDADDRU5", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU5" ], [ "BRAM_CASCOUT_ADDRARDADDRU6", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU6" ], [ "BRAM_CASCOUT_ADDRARDADDRU7", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU7" ], [ "BRAM_CASCOUT_ADDRARDADDRU8", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU8" ], [ "BRAM_CASCOUT_ADDRARDADDRU9", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU9" ], [ "BRAM_CASCOUT_ADDRARDADDRU10", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU10" ], [ "BRAM_CASCOUT_ADDRARDADDRU11", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU11" ], [ "BRAM_CASCOUT_ADDRARDADDRU12", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU12" ], [ "BRAM_CASCOUT_ADDRARDADDRU13", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU13" ], [ "BRAM_CASCOUT_ADDRARDADDRU14", "HCLK_BRAM_CASCIN_L_ADDRARDADDRU14" ], [ "BRAM_CASCOUT_ADDRBWRADDRU0", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU0" ], [ "BRAM_CASCOUT_ADDRBWRADDRU1", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU1" ], [ "BRAM_CASCOUT_ADDRBWRADDRU2", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU2" ], [ "BRAM_CASCOUT_ADDRBWRADDRU3", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU3" ], [ "BRAM_CASCOUT_ADDRBWRADDRU4", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU4" ], [ "BRAM_CASCOUT_ADDRBWRADDRU5", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU5" ], [ "BRAM_CASCOUT_ADDRBWRADDRU6", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU6" ], [ "BRAM_CASCOUT_ADDRBWRADDRU7", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU7" ], [ "BRAM_CASCOUT_ADDRBWRADDRU8", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU8" ], [ "BRAM_CASCOUT_ADDRBWRADDRU9", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU9" ], [ "BRAM_CASCOUT_ADDRBWRADDRU10", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU10" ], [ "BRAM_CASCOUT_ADDRBWRADDRU11", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU11" ], [ "BRAM_CASCOUT_ADDRBWRADDRU12", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU12" ], [ "BRAM_CASCOUT_ADDRBWRADDRU13", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU13" ], [ "BRAM_CASCOUT_ADDRBWRADDRU14", "HCLK_BRAM_CASCIN_L_ADDRBWRADDRU14" ], [ "BRAM_FIFO36_CASCADEINA", "HCLK_BRAM_CASCADEA_R" ], [ "BRAM_FIFO36_CASCADEINB", "HCLK_BRAM_CASCADEB_R" ], [ "BRAM_PMVBRAM_O", "HCLK_BRAM_PMVBRAM_O" ], [ "BRAM_PMVBRAM_ODIV2", "HCLK_BRAM_PMVBRAM_ODIV2" ], [ "BRAM_PMVBRAM_ODIV4", "HCLK_BRAM_PMVBRAM_ODIV4" ], [ "BRAM_PMVBRAM_SELECT1", "HCLK_BRAM_PMVBRAM_SELECT1" ], [ "BRAM_PMVBRAM_SELECT2", "HCLK_BRAM_PMVBRAM_SELECT2" ], [ "BRAM_PMVBRAM_SELECT3", "HCLK_BRAM_PMVBRAM_SELECT3" ], [ "BRAM_PMVBRAM_SELECT4", "HCLK_BRAM_PMVBRAM_SELECT4" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "BRAM_R", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_4", "VBRK_EE2A0" ], [ "BRAM_EE2A1_4", "VBRK_EE2A1" ], [ "BRAM_EE2A2_4", "VBRK_EE2A2" ], [ "BRAM_EE2A3_4", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_4", "VBRK_EE4A0" ], [ "BRAM_EE4A1_4", "VBRK_EE4A1" ], [ "BRAM_EE4A2_4", "VBRK_EE4A2" ], [ "BRAM_EE4A3_4", "VBRK_EE4A3" ], [ "BRAM_EE4B0_4", "VBRK_EE4B0" ], [ "BRAM_EE4B1_4", "VBRK_EE4B1" ], [ "BRAM_EE4B2_4", "VBRK_EE4B2" ], [ "BRAM_EE4B3_4", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_4", "VBRK_EE4C0" ], [ "BRAM_EE4C1_4", "VBRK_EE4C1" ], [ "BRAM_EE4C2_4", "VBRK_EE4C2" ], [ "BRAM_EE4C3_4", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "BRAM_LH1_4", "VBRK_LH1" ], [ "BRAM_LH2_4", "VBRK_LH2" ], [ "BRAM_LH3_4", "VBRK_LH3" ], [ "BRAM_LH4_4", "VBRK_LH4" ], [ "BRAM_LH5_4", "VBRK_LH5" ], [ "BRAM_LH6_4", "VBRK_LH6" ], [ "BRAM_LH7_4", "VBRK_LH7" ], [ "BRAM_LH8_4", "VBRK_LH8" ], [ "BRAM_LH9_4", "VBRK_LH9" ], [ "BRAM_LH10_4", "VBRK_LH10" ], [ "BRAM_LH11_4", "VBRK_LH11" ], [ "BRAM_LH12_4", "VBRK_LH12" ], [ "BRAM_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_4", "VBRK_NE2A0" ], [ "BRAM_NE2A1_4", "VBRK_NE2A1" ], [ "BRAM_NE2A2_4", "VBRK_NE2A2" ], [ "BRAM_NE2A3_4", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_4", "VBRK_NE4C0" ], [ "BRAM_NE4C1_4", "VBRK_NE4C1" ], [ "BRAM_NE4C2_4", "VBRK_NE4C2" ], [ "BRAM_NE4C3_4", "VBRK_NE4C3" ], [ "BRAM_NW2A0_4", "VBRK_NW2A0" ], [ "BRAM_NW2A1_4", "VBRK_NW2A1" ], [ "BRAM_NW2A2_4", "VBRK_NW2A2" ], [ "BRAM_NW2A3_4", "VBRK_NW2A3" ], [ "BRAM_NW4A0_4", "VBRK_NW4A0" ], [ "BRAM_NW4A1_4", "VBRK_NW4A1" ], [ "BRAM_NW4A2_4", "VBRK_NW4A2" ], [ "BRAM_NW4A3_4", "VBRK_NW4A3" ], [ "BRAM_NW4END0_4", "VBRK_NW4END0" ], [ "BRAM_NW4END1_4", "VBRK_NW4END1" ], [ "BRAM_NW4END2_4", "VBRK_NW4END2" ], [ "BRAM_NW4END3_4", "VBRK_NW4END3" ], [ "BRAM_SE2A0_4", "VBRK_SE2A0" ], [ "BRAM_SE2A1_4", "VBRK_SE2A1" ], [ "BRAM_SE2A2_4", "VBRK_SE2A2" ], [ "BRAM_SE2A3_4", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_4", "VBRK_SE4C0" ], [ "BRAM_SE4C1_4", "VBRK_SE4C1" ], [ "BRAM_SE4C2_4", "VBRK_SE4C2" ], [ "BRAM_SE4C3_4", "VBRK_SE4C3" ], [ "BRAM_SW2A0_4", "VBRK_SW2A0" ], [ "BRAM_SW2A1_4", "VBRK_SW2A1" ], [ "BRAM_SW2A2_4", "VBRK_SW2A2" ], [ "BRAM_SW2A3_4", "VBRK_SW2A3" ], [ "BRAM_SW4A0_4", "VBRK_SW4A0" ], [ "BRAM_SW4A1_4", "VBRK_SW4A1" ], [ "BRAM_SW4A2_4", "VBRK_SW4A2" ], [ "BRAM_SW4A3_4", "VBRK_SW4A3" ], [ "BRAM_SW4END0_4", "VBRK_SW4END0" ], [ "BRAM_SW4END1_4", "VBRK_SW4END1" ], [ "BRAM_SW4END2_4", "VBRK_SW4END2" ], [ "BRAM_SW4END3_4", "VBRK_SW4END3" ], [ "BRAM_WL1END0_4", "VBRK_WL1END0" ], [ "BRAM_WL1END1_4", "VBRK_WL1END1" ], [ "BRAM_WL1END2_4", "VBRK_WL1END2" ], [ "BRAM_WL1END3_4", "VBRK_WL1END3" ], [ "BRAM_WR1END0_4", "VBRK_WR1END0" ], [ "BRAM_WR1END1_4", "VBRK_WR1END1" ], [ "BRAM_WR1END2_4", "VBRK_WR1END2" ], [ "BRAM_WR1END3_4", "VBRK_WR1END3" ], [ "BRAM_WW2A0_4", "VBRK_WW2A0" ], [ "BRAM_WW2A1_4", "VBRK_WW2A1" ], [ "BRAM_WW2A2_4", "VBRK_WW2A2" ], [ "BRAM_WW2A3_4", "VBRK_WW2A3" ], [ "BRAM_WW2END0_4", "VBRK_WW2END0" ], [ "BRAM_WW2END1_4", "VBRK_WW2END1" ], [ "BRAM_WW2END2_4", "VBRK_WW2END2" ], [ "BRAM_WW2END3_4", "VBRK_WW2END3" ], [ "BRAM_WW4A0_4", "VBRK_WW4A0" ], [ "BRAM_WW4A1_4", "VBRK_WW4A1" ], [ "BRAM_WW4A2_4", "VBRK_WW4A2" ], [ "BRAM_WW4A3_4", "VBRK_WW4A3" ], [ "BRAM_WW4B0_4", "VBRK_WW4B0" ], [ "BRAM_WW4B1_4", "VBRK_WW4B1" ], [ "BRAM_WW4B2_4", "VBRK_WW4B2" ], [ "BRAM_WW4B3_4", "VBRK_WW4B3" ], [ "BRAM_WW4C0_4", "VBRK_WW4C0" ], [ "BRAM_WW4C1_4", "VBRK_WW4C1" ], [ "BRAM_WW4C2_4", "VBRK_WW4C2" ], [ "BRAM_WW4C3_4", "VBRK_WW4C3" ], [ "BRAM_WW4END0_4", "VBRK_WW4END0" ], [ "BRAM_WW4END1_4", "VBRK_WW4END1" ], [ "BRAM_WW4END2_4", "VBRK_WW4END2" ], [ "BRAM_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "BRAM_R", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_3", "VBRK_EE2A0" ], [ "BRAM_EE2A1_3", "VBRK_EE2A1" ], [ "BRAM_EE2A2_3", "VBRK_EE2A2" ], [ "BRAM_EE2A3_3", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_3", "VBRK_EE4A0" ], [ "BRAM_EE4A1_3", "VBRK_EE4A1" ], [ "BRAM_EE4A2_3", "VBRK_EE4A2" ], [ "BRAM_EE4A3_3", "VBRK_EE4A3" ], [ "BRAM_EE4B0_3", "VBRK_EE4B0" ], [ "BRAM_EE4B1_3", "VBRK_EE4B1" ], [ "BRAM_EE4B2_3", "VBRK_EE4B2" ], [ "BRAM_EE4B3_3", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_3", "VBRK_EE4C0" ], [ "BRAM_EE4C1_3", "VBRK_EE4C1" ], [ "BRAM_EE4C2_3", "VBRK_EE4C2" ], [ "BRAM_EE4C3_3", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "BRAM_LH1_3", "VBRK_LH1" ], [ "BRAM_LH2_3", "VBRK_LH2" ], [ "BRAM_LH3_3", "VBRK_LH3" ], [ "BRAM_LH4_3", "VBRK_LH4" ], [ "BRAM_LH5_3", "VBRK_LH5" ], [ "BRAM_LH6_3", "VBRK_LH6" ], [ "BRAM_LH7_3", "VBRK_LH7" ], [ "BRAM_LH8_3", "VBRK_LH8" ], [ "BRAM_LH9_3", "VBRK_LH9" ], [ "BRAM_LH10_3", "VBRK_LH10" ], [ "BRAM_LH11_3", "VBRK_LH11" ], [ "BRAM_LH12_3", "VBRK_LH12" ], [ "BRAM_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_3", "VBRK_NE2A0" ], [ "BRAM_NE2A1_3", "VBRK_NE2A1" ], [ "BRAM_NE2A2_3", "VBRK_NE2A2" ], [ "BRAM_NE2A3_3", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_3", "VBRK_NE4C0" ], [ "BRAM_NE4C1_3", "VBRK_NE4C1" ], [ "BRAM_NE4C2_3", "VBRK_NE4C2" ], [ "BRAM_NE4C3_3", "VBRK_NE4C3" ], [ "BRAM_NW2A0_3", "VBRK_NW2A0" ], [ "BRAM_NW2A1_3", "VBRK_NW2A1" ], [ "BRAM_NW2A2_3", "VBRK_NW2A2" ], [ "BRAM_NW2A3_3", "VBRK_NW2A3" ], [ "BRAM_NW4A0_3", "VBRK_NW4A0" ], [ "BRAM_NW4A1_3", "VBRK_NW4A1" ], [ "BRAM_NW4A2_3", "VBRK_NW4A2" ], [ "BRAM_NW4A3_3", "VBRK_NW4A3" ], [ "BRAM_NW4END0_3", "VBRK_NW4END0" ], [ "BRAM_NW4END1_3", "VBRK_NW4END1" ], [ "BRAM_NW4END2_3", "VBRK_NW4END2" ], [ "BRAM_NW4END3_3", "VBRK_NW4END3" ], [ "BRAM_SE2A0_3", "VBRK_SE2A0" ], [ "BRAM_SE2A1_3", "VBRK_SE2A1" ], [ "BRAM_SE2A2_3", "VBRK_SE2A2" ], [ "BRAM_SE2A3_3", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_3", "VBRK_SE4C0" ], [ "BRAM_SE4C1_3", "VBRK_SE4C1" ], [ "BRAM_SE4C2_3", "VBRK_SE4C2" ], [ "BRAM_SE4C3_3", "VBRK_SE4C3" ], [ "BRAM_SW2A0_3", "VBRK_SW2A0" ], [ "BRAM_SW2A1_3", "VBRK_SW2A1" ], [ "BRAM_SW2A2_3", "VBRK_SW2A2" ], [ "BRAM_SW2A3_3", "VBRK_SW2A3" ], [ "BRAM_SW4A0_3", "VBRK_SW4A0" ], [ "BRAM_SW4A1_3", "VBRK_SW4A1" ], [ "BRAM_SW4A2_3", "VBRK_SW4A2" ], [ "BRAM_SW4A3_3", "VBRK_SW4A3" ], [ "BRAM_SW4END0_3", "VBRK_SW4END0" ], [ "BRAM_SW4END1_3", "VBRK_SW4END1" ], [ "BRAM_SW4END2_3", "VBRK_SW4END2" ], [ "BRAM_SW4END3_3", "VBRK_SW4END3" ], [ "BRAM_WL1END0_3", "VBRK_WL1END0" ], [ "BRAM_WL1END1_3", "VBRK_WL1END1" ], [ "BRAM_WL1END2_3", "VBRK_WL1END2" ], [ "BRAM_WL1END3_3", "VBRK_WL1END3" ], [ "BRAM_WR1END0_3", "VBRK_WR1END0" ], [ "BRAM_WR1END1_3", "VBRK_WR1END1" ], [ "BRAM_WR1END2_3", "VBRK_WR1END2" ], [ "BRAM_WR1END3_3", "VBRK_WR1END3" ], [ "BRAM_WW2A0_3", "VBRK_WW2A0" ], [ "BRAM_WW2A1_3", "VBRK_WW2A1" ], [ "BRAM_WW2A2_3", "VBRK_WW2A2" ], [ "BRAM_WW2A3_3", "VBRK_WW2A3" ], [ "BRAM_WW2END0_3", "VBRK_WW2END0" ], [ "BRAM_WW2END1_3", "VBRK_WW2END1" ], [ "BRAM_WW2END2_3", "VBRK_WW2END2" ], [ "BRAM_WW2END3_3", "VBRK_WW2END3" ], [ "BRAM_WW4A0_3", "VBRK_WW4A0" ], [ "BRAM_WW4A1_3", "VBRK_WW4A1" ], [ "BRAM_WW4A2_3", "VBRK_WW4A2" ], [ "BRAM_WW4A3_3", "VBRK_WW4A3" ], [ "BRAM_WW4B0_3", "VBRK_WW4B0" ], [ "BRAM_WW4B1_3", "VBRK_WW4B1" ], [ "BRAM_WW4B2_3", "VBRK_WW4B2" ], [ "BRAM_WW4B3_3", "VBRK_WW4B3" ], [ "BRAM_WW4C0_3", "VBRK_WW4C0" ], [ "BRAM_WW4C1_3", "VBRK_WW4C1" ], [ "BRAM_WW4C2_3", "VBRK_WW4C2" ], [ "BRAM_WW4C3_3", "VBRK_WW4C3" ], [ "BRAM_WW4END0_3", "VBRK_WW4END0" ], [ "BRAM_WW4END1_3", "VBRK_WW4END1" ], [ "BRAM_WW4END2_3", "VBRK_WW4END2" ], [ "BRAM_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "BRAM_R", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_2", "VBRK_EE2A0" ], [ "BRAM_EE2A1_2", "VBRK_EE2A1" ], [ "BRAM_EE2A2_2", "VBRK_EE2A2" ], [ "BRAM_EE2A3_2", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_2", "VBRK_EE4A0" ], [ "BRAM_EE4A1_2", "VBRK_EE4A1" ], [ "BRAM_EE4A2_2", "VBRK_EE4A2" ], [ "BRAM_EE4A3_2", "VBRK_EE4A3" ], [ "BRAM_EE4B0_2", "VBRK_EE4B0" ], [ "BRAM_EE4B1_2", "VBRK_EE4B1" ], [ "BRAM_EE4B2_2", "VBRK_EE4B2" ], [ "BRAM_EE4B3_2", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_2", "VBRK_EE4C0" ], [ "BRAM_EE4C1_2", "VBRK_EE4C1" ], [ "BRAM_EE4C2_2", "VBRK_EE4C2" ], [ "BRAM_EE4C3_2", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "BRAM_LH1_2", "VBRK_LH1" ], [ "BRAM_LH2_2", "VBRK_LH2" ], [ "BRAM_LH3_2", "VBRK_LH3" ], [ "BRAM_LH4_2", "VBRK_LH4" ], [ "BRAM_LH5_2", "VBRK_LH5" ], [ "BRAM_LH6_2", "VBRK_LH6" ], [ "BRAM_LH7_2", "VBRK_LH7" ], [ "BRAM_LH8_2", "VBRK_LH8" ], [ "BRAM_LH9_2", "VBRK_LH9" ], [ "BRAM_LH10_2", "VBRK_LH10" ], [ "BRAM_LH11_2", "VBRK_LH11" ], [ "BRAM_LH12_2", "VBRK_LH12" ], [ "BRAM_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_2", "VBRK_NE2A0" ], [ "BRAM_NE2A1_2", "VBRK_NE2A1" ], [ "BRAM_NE2A2_2", "VBRK_NE2A2" ], [ "BRAM_NE2A3_2", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_2", "VBRK_NE4C0" ], [ "BRAM_NE4C1_2", "VBRK_NE4C1" ], [ "BRAM_NE4C2_2", "VBRK_NE4C2" ], [ "BRAM_NE4C3_2", "VBRK_NE4C3" ], [ "BRAM_NW2A0_2", "VBRK_NW2A0" ], [ "BRAM_NW2A1_2", "VBRK_NW2A1" ], [ "BRAM_NW2A2_2", "VBRK_NW2A2" ], [ "BRAM_NW2A3_2", "VBRK_NW2A3" ], [ "BRAM_NW4A0_2", "VBRK_NW4A0" ], [ "BRAM_NW4A1_2", "VBRK_NW4A1" ], [ "BRAM_NW4A2_2", "VBRK_NW4A2" ], [ "BRAM_NW4A3_2", "VBRK_NW4A3" ], [ "BRAM_NW4END0_2", "VBRK_NW4END0" ], [ "BRAM_NW4END1_2", "VBRK_NW4END1" ], [ "BRAM_NW4END2_2", "VBRK_NW4END2" ], [ "BRAM_NW4END3_2", "VBRK_NW4END3" ], [ "BRAM_SE2A0_2", "VBRK_SE2A0" ], [ "BRAM_SE2A1_2", "VBRK_SE2A1" ], [ "BRAM_SE2A2_2", "VBRK_SE2A2" ], [ "BRAM_SE2A3_2", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_2", "VBRK_SE4C0" ], [ "BRAM_SE4C1_2", "VBRK_SE4C1" ], [ "BRAM_SE4C2_2", "VBRK_SE4C2" ], [ "BRAM_SE4C3_2", "VBRK_SE4C3" ], [ "BRAM_SW2A0_2", "VBRK_SW2A0" ], [ "BRAM_SW2A1_2", "VBRK_SW2A1" ], [ "BRAM_SW2A2_2", "VBRK_SW2A2" ], [ "BRAM_SW2A3_2", "VBRK_SW2A3" ], [ "BRAM_SW4A0_2", "VBRK_SW4A0" ], [ "BRAM_SW4A1_2", "VBRK_SW4A1" ], [ "BRAM_SW4A2_2", "VBRK_SW4A2" ], [ "BRAM_SW4A3_2", "VBRK_SW4A3" ], [ "BRAM_SW4END0_2", "VBRK_SW4END0" ], [ "BRAM_SW4END1_2", "VBRK_SW4END1" ], [ "BRAM_SW4END2_2", "VBRK_SW4END2" ], [ "BRAM_SW4END3_2", "VBRK_SW4END3" ], [ "BRAM_WL1END0_2", "VBRK_WL1END0" ], [ "BRAM_WL1END1_2", "VBRK_WL1END1" ], [ "BRAM_WL1END2_2", "VBRK_WL1END2" ], [ "BRAM_WL1END3_2", "VBRK_WL1END3" ], [ "BRAM_WR1END0_2", "VBRK_WR1END0" ], [ "BRAM_WR1END1_2", "VBRK_WR1END1" ], [ "BRAM_WR1END2_2", "VBRK_WR1END2" ], [ "BRAM_WR1END3_2", "VBRK_WR1END3" ], [ "BRAM_WW2A0_2", "VBRK_WW2A0" ], [ "BRAM_WW2A1_2", "VBRK_WW2A1" ], [ "BRAM_WW2A2_2", "VBRK_WW2A2" ], [ "BRAM_WW2A3_2", "VBRK_WW2A3" ], [ "BRAM_WW2END0_2", "VBRK_WW2END0" ], [ "BRAM_WW2END1_2", "VBRK_WW2END1" ], [ "BRAM_WW2END2_2", "VBRK_WW2END2" ], [ "BRAM_WW2END3_2", "VBRK_WW2END3" ], [ "BRAM_WW4A0_2", "VBRK_WW4A0" ], [ "BRAM_WW4A1_2", "VBRK_WW4A1" ], [ "BRAM_WW4A2_2", "VBRK_WW4A2" ], [ "BRAM_WW4A3_2", "VBRK_WW4A3" ], [ "BRAM_WW4B0_2", "VBRK_WW4B0" ], [ "BRAM_WW4B1_2", "VBRK_WW4B1" ], [ "BRAM_WW4B2_2", "VBRK_WW4B2" ], [ "BRAM_WW4B3_2", "VBRK_WW4B3" ], [ "BRAM_WW4C0_2", "VBRK_WW4C0" ], [ "BRAM_WW4C1_2", "VBRK_WW4C1" ], [ "BRAM_WW4C2_2", "VBRK_WW4C2" ], [ "BRAM_WW4C3_2", "VBRK_WW4C3" ], [ "BRAM_WW4END0_2", "VBRK_WW4END0" ], [ "BRAM_WW4END1_2", "VBRK_WW4END1" ], [ "BRAM_WW4END2_2", "VBRK_WW4END2" ], [ "BRAM_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "BRAM_R", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_1", "VBRK_EE2A0" ], [ "BRAM_EE2A1_1", "VBRK_EE2A1" ], [ "BRAM_EE2A2_1", "VBRK_EE2A2" ], [ "BRAM_EE2A3_1", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_1", "VBRK_EE4A0" ], [ "BRAM_EE4A1_1", "VBRK_EE4A1" ], [ "BRAM_EE4A2_1", "VBRK_EE4A2" ], [ "BRAM_EE4A3_1", "VBRK_EE4A3" ], [ "BRAM_EE4B0_1", "VBRK_EE4B0" ], [ "BRAM_EE4B1_1", "VBRK_EE4B1" ], [ "BRAM_EE4B2_1", "VBRK_EE4B2" ], [ "BRAM_EE4B3_1", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_1", "VBRK_EE4C0" ], [ "BRAM_EE4C1_1", "VBRK_EE4C1" ], [ "BRAM_EE4C2_1", "VBRK_EE4C2" ], [ "BRAM_EE4C3_1", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "BRAM_LH1_1", "VBRK_LH1" ], [ "BRAM_LH2_1", "VBRK_LH2" ], [ "BRAM_LH3_1", "VBRK_LH3" ], [ "BRAM_LH4_1", "VBRK_LH4" ], [ "BRAM_LH5_1", "VBRK_LH5" ], [ "BRAM_LH6_1", "VBRK_LH6" ], [ "BRAM_LH7_1", "VBRK_LH7" ], [ "BRAM_LH8_1", "VBRK_LH8" ], [ "BRAM_LH9_1", "VBRK_LH9" ], [ "BRAM_LH10_1", "VBRK_LH10" ], [ "BRAM_LH11_1", "VBRK_LH11" ], [ "BRAM_LH12_1", "VBRK_LH12" ], [ "BRAM_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_1", "VBRK_NE2A0" ], [ "BRAM_NE2A1_1", "VBRK_NE2A1" ], [ "BRAM_NE2A2_1", "VBRK_NE2A2" ], [ "BRAM_NE2A3_1", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_1", "VBRK_NE4C0" ], [ "BRAM_NE4C1_1", "VBRK_NE4C1" ], [ "BRAM_NE4C2_1", "VBRK_NE4C2" ], [ "BRAM_NE4C3_1", "VBRK_NE4C3" ], [ "BRAM_NW2A0_1", "VBRK_NW2A0" ], [ "BRAM_NW2A1_1", "VBRK_NW2A1" ], [ "BRAM_NW2A2_1", "VBRK_NW2A2" ], [ "BRAM_NW2A3_1", "VBRK_NW2A3" ], [ "BRAM_NW4A0_1", "VBRK_NW4A0" ], [ "BRAM_NW4A1_1", "VBRK_NW4A1" ], [ "BRAM_NW4A2_1", "VBRK_NW4A2" ], [ "BRAM_NW4A3_1", "VBRK_NW4A3" ], [ "BRAM_NW4END0_1", "VBRK_NW4END0" ], [ "BRAM_NW4END1_1", "VBRK_NW4END1" ], [ "BRAM_NW4END2_1", "VBRK_NW4END2" ], [ "BRAM_NW4END3_1", "VBRK_NW4END3" ], [ "BRAM_SE2A0_1", "VBRK_SE2A0" ], [ "BRAM_SE2A1_1", "VBRK_SE2A1" ], [ "BRAM_SE2A2_1", "VBRK_SE2A2" ], [ "BRAM_SE2A3_1", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_1", "VBRK_SE4C0" ], [ "BRAM_SE4C1_1", "VBRK_SE4C1" ], [ "BRAM_SE4C2_1", "VBRK_SE4C2" ], [ "BRAM_SE4C3_1", "VBRK_SE4C3" ], [ "BRAM_SW2A0_1", "VBRK_SW2A0" ], [ "BRAM_SW2A1_1", "VBRK_SW2A1" ], [ "BRAM_SW2A2_1", "VBRK_SW2A2" ], [ "BRAM_SW2A3_1", "VBRK_SW2A3" ], [ "BRAM_SW4A0_1", "VBRK_SW4A0" ], [ "BRAM_SW4A1_1", "VBRK_SW4A1" ], [ "BRAM_SW4A2_1", "VBRK_SW4A2" ], [ "BRAM_SW4A3_1", "VBRK_SW4A3" ], [ "BRAM_SW4END0_1", "VBRK_SW4END0" ], [ "BRAM_SW4END1_1", "VBRK_SW4END1" ], [ "BRAM_SW4END2_1", "VBRK_SW4END2" ], [ "BRAM_SW4END3_1", "VBRK_SW4END3" ], [ "BRAM_WL1END0_1", "VBRK_WL1END0" ], [ "BRAM_WL1END1_1", "VBRK_WL1END1" ], [ "BRAM_WL1END2_1", "VBRK_WL1END2" ], [ "BRAM_WL1END3_1", "VBRK_WL1END3" ], [ "BRAM_WR1END0_1", "VBRK_WR1END0" ], [ "BRAM_WR1END1_1", "VBRK_WR1END1" ], [ "BRAM_WR1END2_1", "VBRK_WR1END2" ], [ "BRAM_WR1END3_1", "VBRK_WR1END3" ], [ "BRAM_WW2A0_1", "VBRK_WW2A0" ], [ "BRAM_WW2A1_1", "VBRK_WW2A1" ], [ "BRAM_WW2A2_1", "VBRK_WW2A2" ], [ "BRAM_WW2A3_1", "VBRK_WW2A3" ], [ "BRAM_WW2END0_1", "VBRK_WW2END0" ], [ "BRAM_WW2END1_1", "VBRK_WW2END1" ], [ "BRAM_WW2END2_1", "VBRK_WW2END2" ], [ "BRAM_WW2END3_1", "VBRK_WW2END3" ], [ "BRAM_WW4A0_1", "VBRK_WW4A0" ], [ "BRAM_WW4A1_1", "VBRK_WW4A1" ], [ "BRAM_WW4A2_1", "VBRK_WW4A2" ], [ "BRAM_WW4A3_1", "VBRK_WW4A3" ], [ "BRAM_WW4B0_1", "VBRK_WW4B0" ], [ "BRAM_WW4B1_1", "VBRK_WW4B1" ], [ "BRAM_WW4B2_1", "VBRK_WW4B2" ], [ "BRAM_WW4B3_1", "VBRK_WW4B3" ], [ "BRAM_WW4C0_1", "VBRK_WW4C0" ], [ "BRAM_WW4C1_1", "VBRK_WW4C1" ], [ "BRAM_WW4C2_1", "VBRK_WW4C2" ], [ "BRAM_WW4C3_1", "VBRK_WW4C3" ], [ "BRAM_WW4END0_1", "VBRK_WW4END0" ], [ "BRAM_WW4END1_1", "VBRK_WW4END1" ], [ "BRAM_WW4END2_1", "VBRK_WW4END2" ], [ "BRAM_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "BRAM_R", "VBRK" ], "wire_pairs": [ [ "BRAM_EE2A0_0", "VBRK_EE2A0" ], [ "BRAM_EE2A1_0", "VBRK_EE2A1" ], [ "BRAM_EE2A2_0", "VBRK_EE2A2" ], [ "BRAM_EE2A3_0", "VBRK_EE2A3" ], [ "BRAM_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "BRAM_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "BRAM_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "BRAM_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "BRAM_EE4A0_0", "VBRK_EE4A0" ], [ "BRAM_EE4A1_0", "VBRK_EE4A1" ], [ "BRAM_EE4A2_0", "VBRK_EE4A2" ], [ "BRAM_EE4A3_0", "VBRK_EE4A3" ], [ "BRAM_EE4B0_0", "VBRK_EE4B0" ], [ "BRAM_EE4B1_0", "VBRK_EE4B1" ], [ "BRAM_EE4B2_0", "VBRK_EE4B2" ], [ "BRAM_EE4B3_0", "VBRK_EE4B3" ], [ "BRAM_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "BRAM_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "BRAM_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "BRAM_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "BRAM_EE4C0_0", "VBRK_EE4C0" ], [ "BRAM_EE4C1_0", "VBRK_EE4C1" ], [ "BRAM_EE4C2_0", "VBRK_EE4C2" ], [ "BRAM_EE4C3_0", "VBRK_EE4C3" ], [ "BRAM_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "BRAM_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "BRAM_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "BRAM_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "BRAM_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "BRAM_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "BRAM_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "BRAM_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "BRAM_LH1_0", "VBRK_LH1" ], [ "BRAM_LH2_0", "VBRK_LH2" ], [ "BRAM_LH3_0", "VBRK_LH3" ], [ "BRAM_LH4_0", "VBRK_LH4" ], [ "BRAM_LH5_0", "VBRK_LH5" ], [ "BRAM_LH6_0", "VBRK_LH6" ], [ "BRAM_LH7_0", "VBRK_LH7" ], [ "BRAM_LH8_0", "VBRK_LH8" ], [ "BRAM_LH9_0", "VBRK_LH9" ], [ "BRAM_LH10_0", "VBRK_LH10" ], [ "BRAM_LH11_0", "VBRK_LH11" ], [ "BRAM_LH12_0", "VBRK_LH12" ], [ "BRAM_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "BRAM_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "BRAM_NE2A0_0", "VBRK_NE2A0" ], [ "BRAM_NE2A1_0", "VBRK_NE2A1" ], [ "BRAM_NE2A2_0", "VBRK_NE2A2" ], [ "BRAM_NE2A3_0", "VBRK_NE2A3" ], [ "BRAM_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "BRAM_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "BRAM_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "BRAM_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "BRAM_NE4C0_0", "VBRK_NE4C0" ], [ "BRAM_NE4C1_0", "VBRK_NE4C1" ], [ "BRAM_NE4C2_0", "VBRK_NE4C2" ], [ "BRAM_NE4C3_0", "VBRK_NE4C3" ], [ "BRAM_NW2A0_0", "VBRK_NW2A0" ], [ "BRAM_NW2A1_0", "VBRK_NW2A1" ], [ "BRAM_NW2A2_0", "VBRK_NW2A2" ], [ "BRAM_NW2A3_0", "VBRK_NW2A3" ], [ "BRAM_NW4A0_0", "VBRK_NW4A0" ], [ "BRAM_NW4A1_0", "VBRK_NW4A1" ], [ "BRAM_NW4A2_0", "VBRK_NW4A2" ], [ "BRAM_NW4A3_0", "VBRK_NW4A3" ], [ "BRAM_NW4END0_0", "VBRK_NW4END0" ], [ "BRAM_NW4END1_0", "VBRK_NW4END1" ], [ "BRAM_NW4END2_0", "VBRK_NW4END2" ], [ "BRAM_NW4END3_0", "VBRK_NW4END3" ], [ "BRAM_SE2A0_0", "VBRK_SE2A0" ], [ "BRAM_SE2A1_0", "VBRK_SE2A1" ], [ "BRAM_SE2A2_0", "VBRK_SE2A2" ], [ "BRAM_SE2A3_0", "VBRK_SE2A3" ], [ "BRAM_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "BRAM_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "BRAM_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "BRAM_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "BRAM_SE4C0_0", "VBRK_SE4C0" ], [ "BRAM_SE4C1_0", "VBRK_SE4C1" ], [ "BRAM_SE4C2_0", "VBRK_SE4C2" ], [ "BRAM_SE4C3_0", "VBRK_SE4C3" ], [ "BRAM_SW2A0_0", "VBRK_SW2A0" ], [ "BRAM_SW2A1_0", "VBRK_SW2A1" ], [ "BRAM_SW2A2_0", "VBRK_SW2A2" ], [ "BRAM_SW2A3_0", "VBRK_SW2A3" ], [ "BRAM_SW4A0_0", "VBRK_SW4A0" ], [ "BRAM_SW4A1_0", "VBRK_SW4A1" ], [ "BRAM_SW4A2_0", "VBRK_SW4A2" ], [ "BRAM_SW4A3_0", "VBRK_SW4A3" ], [ "BRAM_SW4END0_0", "VBRK_SW4END0" ], [ "BRAM_SW4END1_0", "VBRK_SW4END1" ], [ "BRAM_SW4END2_0", "VBRK_SW4END2" ], [ "BRAM_SW4END3_0", "VBRK_SW4END3" ], [ "BRAM_WL1END0_0", "VBRK_WL1END0" ], [ "BRAM_WL1END1_0", "VBRK_WL1END1" ], [ "BRAM_WL1END2_0", "VBRK_WL1END2" ], [ "BRAM_WL1END3_0", "VBRK_WL1END3" ], [ "BRAM_WR1END0_0", "VBRK_WR1END0" ], [ "BRAM_WR1END1_0", "VBRK_WR1END1" ], [ "BRAM_WR1END2_0", "VBRK_WR1END2" ], [ "BRAM_WR1END3_0", "VBRK_WR1END3" ], [ "BRAM_WW2A0_0", "VBRK_WW2A0" ], [ "BRAM_WW2A1_0", "VBRK_WW2A1" ], [ "BRAM_WW2A2_0", "VBRK_WW2A2" ], [ "BRAM_WW2A3_0", "VBRK_WW2A3" ], [ "BRAM_WW2END0_0", "VBRK_WW2END0" ], [ "BRAM_WW2END1_0", "VBRK_WW2END1" ], [ "BRAM_WW2END2_0", "VBRK_WW2END2" ], [ "BRAM_WW2END3_0", "VBRK_WW2END3" ], [ "BRAM_WW4A0_0", "VBRK_WW4A0" ], [ "BRAM_WW4A1_0", "VBRK_WW4A1" ], [ "BRAM_WW4A2_0", "VBRK_WW4A2" ], [ "BRAM_WW4A3_0", "VBRK_WW4A3" ], [ "BRAM_WW4B0_0", "VBRK_WW4B0" ], [ "BRAM_WW4B1_0", "VBRK_WW4B1" ], [ "BRAM_WW4B2_0", "VBRK_WW4B2" ], [ "BRAM_WW4B3_0", "VBRK_WW4B3" ], [ "BRAM_WW4C0_0", "VBRK_WW4C0" ], [ "BRAM_WW4C1_0", "VBRK_WW4C1" ], [ "BRAM_WW4C2_0", "VBRK_WW4C2" ], [ "BRAM_WW4C3_0", "VBRK_WW4C3" ], [ "BRAM_WW4END0_0", "VBRK_WW4END0" ], [ "BRAM_WW4END1_0", "VBRK_WW4END1" ], [ "BRAM_WW4END2_0", "VBRK_WW4END2" ], [ "BRAM_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_B_TERM_INT", "INT_L" ], "wire_pairs": [ [ "B_TERM_UTURN_INT_ER1BEG0", "EL1BEG_N3" ], [ "B_TERM_UTURN_INT_ER1BEG0", "ER1BEG0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "EL1END0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "ER1END_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "BYP_BOUNCE_N3_7" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "FAN_BOUNCE0" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "BYP_BOUNCE_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "FAN_BOUNCE2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "BYP_BOUNCE_N3_6" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "FAN_BOUNCE4" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "BYP_BOUNCE_N3_2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "FAN_BOUNCE6" ], [ "B_TERM_UTURN_INT_LVB_L0", "LVB_L1" ], [ "B_TERM_UTURN_INT_LVB_L0", "LVB_L12" ], [ "B_TERM_UTURN_INT_LVB_L1", "LVB_L2" ], [ "B_TERM_UTURN_INT_LVB_L1", "LVB_L11" ], [ "B_TERM_UTURN_INT_LVB_L2", "LVB_L3" ], [ "B_TERM_UTURN_INT_LVB_L2", "LVB_L10" ], [ "B_TERM_UTURN_INT_LVB_L3", "LVB_L4" ], [ "B_TERM_UTURN_INT_LVB_L3", "LVB_L9" ], [ "B_TERM_UTURN_INT_LVB_L4", "LVB_L5" ], [ "B_TERM_UTURN_INT_LVB_L4", "LVB_L8" ], [ "B_TERM_UTURN_INT_LVB_L5", "LVB_L6" ], [ "B_TERM_UTURN_INT_LVB_L5", "LVB_L7" ], [ "B_TERM_UTURN_INT_LV_L2", "LV_L2" ], [ "B_TERM_UTURN_INT_LV_L2", "LV_L17" ], [ "B_TERM_UTURN_INT_LV_L3", "LV_L3" ], [ "B_TERM_UTURN_INT_LV_L3", "LV_L16" ], [ "B_TERM_UTURN_INT_LV_L4", "LV_L4" ], [ "B_TERM_UTURN_INT_LV_L4", "LV_L15" ], [ "B_TERM_UTURN_INT_LV_L5", "LV_L5" ], [ "B_TERM_UTURN_INT_LV_L5", "LV_L14" ], [ "B_TERM_UTURN_INT_LV_L6", "LV_L6" ], [ "B_TERM_UTURN_INT_LV_L6", "LV_L13" ], [ "B_TERM_UTURN_INT_LV_L7", "LV_L7" ], [ "B_TERM_UTURN_INT_LV_L7", "LV_L12" ], [ "B_TERM_UTURN_INT_LV_L8", "LV_L8" ], [ "B_TERM_UTURN_INT_LV_L8", "LV_L11" ], [ "B_TERM_UTURN_INT_LV_L9", "LV_L9" ], [ "B_TERM_UTURN_INT_LV_L9", "LV_L10" ], [ "B_TERM_UTURN_INT_LV_L18", "LV_L1" ], [ "B_TERM_UTURN_INT_LV_L18", "LV_L18" ], [ "B_TERM_UTURN_INT_SE2BEG0", "NE2A3" ], [ "B_TERM_UTURN_INT_SE2BEG0", "SE2BEG0" ], [ "B_TERM_UTURN_INT_SE2BEG1", "NE2A2" ], [ "B_TERM_UTURN_INT_SE2BEG1", "SE2BEG1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "NE2A1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "SE2BEG2" ], [ "B_TERM_UTURN_INT_SE2BEG3", "NE2A0" ], [ "B_TERM_UTURN_INT_SE2BEG3", "SE2BEG3" ], [ "B_TERM_UTURN_INT_SE6A0", "NE6B3" ], [ "B_TERM_UTURN_INT_SE6A0", "SE6A0" ], [ "B_TERM_UTURN_INT_SE6A1", "NE6B2" ], [ "B_TERM_UTURN_INT_SE6A1", "SE6A1" ], [ "B_TERM_UTURN_INT_SE6A2", "NE6B1" ], [ "B_TERM_UTURN_INT_SE6A2", "SE6A2" ], [ "B_TERM_UTURN_INT_SE6A3", "NE6B0" ], [ "B_TERM_UTURN_INT_SE6A3", "SE6A3" ], [ "B_TERM_UTURN_INT_SE6B0", "NE6C3" ], [ "B_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "B_TERM_UTURN_INT_SE6B1", "NE6C2" ], [ "B_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "B_TERM_UTURN_INT_SE6B2", "NE6C1" ], [ "B_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "B_TERM_UTURN_INT_SE6B3", "NE6C0" ], [ "B_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "B_TERM_UTURN_INT_SE6C0", "NE6D3" ], [ "B_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "B_TERM_UTURN_INT_SE6C1", "NE6D2" ], [ "B_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "B_TERM_UTURN_INT_SE6C2", "NE6D1" ], [ "B_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "B_TERM_UTURN_INT_SE6C3", "NE6D0" ], [ "B_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "B_TERM_UTURN_INT_SE6D0", "NE6E3" ], [ "B_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "B_TERM_UTURN_INT_SE6D1", "NE6E2" ], [ "B_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "B_TERM_UTURN_INT_SE6D2", "NE6E1" ], [ "B_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "B_TERM_UTURN_INT_SE6D3", "NE6E0" ], [ "B_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "NR1END3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "SL1BEG0" ], [ "B_TERM_UTURN_INT_SL1BEG1", "NR1END2" ], [ "B_TERM_UTURN_INT_SL1BEG1", "SL1BEG1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "NR1END1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "SL1BEG2" ], [ "B_TERM_UTURN_INT_SL1BEG3", "NR1END0" ], [ "B_TERM_UTURN_INT_SL1BEG3", "SL1BEG3" ], [ "B_TERM_UTURN_INT_SR1BEG1", "NL1END2" ], [ "B_TERM_UTURN_INT_SR1BEG1", "SR1BEG1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "NL1END1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "SR1BEG2" ], [ "B_TERM_UTURN_INT_SR1BEG3", "NL1END0" ], [ "B_TERM_UTURN_INT_SR1BEG3", "SR1BEG3" ], [ "B_TERM_UTURN_INT_SS2A0", "NN2END3" ], [ "B_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "B_TERM_UTURN_INT_SS2A1", "NN2END2" ], [ "B_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "B_TERM_UTURN_INT_SS2A2", "NN2END1" ], [ "B_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "B_TERM_UTURN_INT_SS2A3", "NN2END0" ], [ "B_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "NN2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "SS2BEG0" ], [ "B_TERM_UTURN_INT_SS2BEG1", "NN2A2" ], [ "B_TERM_UTURN_INT_SS2BEG1", "SS2BEG1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "NN2A1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "SS2BEG2" ], [ "B_TERM_UTURN_INT_SS2BEG3", "NN2A0" ], [ "B_TERM_UTURN_INT_SS2BEG3", "SS2BEG3" ], [ "B_TERM_UTURN_INT_SS6A0", "NN6B3" ], [ "B_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "B_TERM_UTURN_INT_SS6A1", "NN6B2" ], [ "B_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "B_TERM_UTURN_INT_SS6A2", "NN6B1" ], [ "B_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "B_TERM_UTURN_INT_SS6A3", "NN6B0" ], [ "B_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "B_TERM_UTURN_INT_SS6B0", "NN6C3" ], [ "B_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "B_TERM_UTURN_INT_SS6B1", "NN6C2" ], [ "B_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "B_TERM_UTURN_INT_SS6B2", "NN6C1" ], [ "B_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "B_TERM_UTURN_INT_SS6B3", "NN6C0" ], [ "B_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "NN6A3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "SS6BEG0" ], [ "B_TERM_UTURN_INT_SS6BEG1", "NN6A2" ], [ "B_TERM_UTURN_INT_SS6BEG1", "SS6BEG1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "NN6A1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "SS6BEG2" ], [ "B_TERM_UTURN_INT_SS6BEG3", "NN6A0" ], [ "B_TERM_UTURN_INT_SS6BEG3", "SS6BEG3" ], [ "B_TERM_UTURN_INT_SS6C0", "NN6D3" ], [ "B_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "B_TERM_UTURN_INT_SS6C1", "NN6D2" ], [ "B_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "B_TERM_UTURN_INT_SS6C2", "NN6D1" ], [ "B_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "B_TERM_UTURN_INT_SS6C3", "NN6D0" ], [ "B_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "B_TERM_UTURN_INT_SS6D0", "NN6E3" ], [ "B_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "B_TERM_UTURN_INT_SS6D1", "NN6E2" ], [ "B_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "B_TERM_UTURN_INT_SS6D2", "NN6E1" ], [ "B_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "B_TERM_UTURN_INT_SS6D3", "NN6E0" ], [ "B_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "B_TERM_UTURN_INT_SS6E0", "NN6END3" ], [ "B_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "B_TERM_UTURN_INT_SS6E1", "NN6END2" ], [ "B_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "B_TERM_UTURN_INT_SS6E2", "NN6END1" ], [ "B_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "B_TERM_UTURN_INT_SS6E3", "NN6END0" ], [ "B_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "NW2A3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "SW2BEG0" ], [ "B_TERM_UTURN_INT_SW2BEG1", "NW2A2" ], [ "B_TERM_UTURN_INT_SW2BEG1", "SW2BEG1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "NW2A1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "SW2BEG2" ], [ "B_TERM_UTURN_INT_SW2BEG3", "NW2A0" ], [ "B_TERM_UTURN_INT_SW2BEG3", "SW2BEG3" ], [ "B_TERM_UTURN_INT_SW6A0", "NW6B3" ], [ "B_TERM_UTURN_INT_SW6A0", "SW6A0" ], [ "B_TERM_UTURN_INT_SW6A1", "NW6B2" ], [ "B_TERM_UTURN_INT_SW6A1", "SW6A1" ], [ "B_TERM_UTURN_INT_SW6A2", "NW6B1" ], [ "B_TERM_UTURN_INT_SW6A2", "SW6A2" ], [ "B_TERM_UTURN_INT_SW6A3", "NW6B0" ], [ "B_TERM_UTURN_INT_SW6A3", "SW6A3" ], [ "B_TERM_UTURN_INT_SW6B0", "NW6C3" ], [ "B_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "B_TERM_UTURN_INT_SW6B1", "NW6C2" ], [ "B_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "B_TERM_UTURN_INT_SW6B2", "NW6C1" ], [ "B_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "B_TERM_UTURN_INT_SW6B3", "NW6C0" ], [ "B_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "B_TERM_UTURN_INT_SW6C0", "NW6D3" ], [ "B_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "B_TERM_UTURN_INT_SW6C1", "NW6D2" ], [ "B_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "B_TERM_UTURN_INT_SW6C2", "NW6D1" ], [ "B_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "B_TERM_UTURN_INT_SW6C3", "NW6D0" ], [ "B_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "B_TERM_UTURN_INT_SW6D0", "NW6E3" ], [ "B_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "B_TERM_UTURN_INT_SW6D1", "NW6E2" ], [ "B_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "B_TERM_UTURN_INT_SW6D2", "NW6E1" ], [ "B_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "B_TERM_UTURN_INT_SW6D3", "NW6E0" ], [ "B_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "NW6END0" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "SW6END_N0_3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WL1BEG_N3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WR1BEG0" ], [ "B_TERM_UTURN_INT_WR1END0", "WL1END_N1_3" ], [ "B_TERM_UTURN_INT_WR1END0", "WR1END0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_B_TERM_INT", "INT_R" ], "wire_pairs": [ [ "B_TERM_UTURN_INT_ER1BEG0", "EL1BEG_N3" ], [ "B_TERM_UTURN_INT_ER1BEG0", "ER1BEG0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "EL1END0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "ER1END_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "BYP_BOUNCE_N3_7" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "FAN_BOUNCE0" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "BYP_BOUNCE_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "FAN_BOUNCE2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "BYP_BOUNCE_N3_6" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "FAN_BOUNCE4" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "BYP_BOUNCE_N3_2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "FAN_BOUNCE6" ], [ "B_TERM_UTURN_INT_LV2", "LV2" ], [ "B_TERM_UTURN_INT_LV2", "LV17" ], [ "B_TERM_UTURN_INT_LV3", "LV3" ], [ "B_TERM_UTURN_INT_LV3", "LV16" ], [ "B_TERM_UTURN_INT_LV4", "LV4" ], [ "B_TERM_UTURN_INT_LV4", "LV15" ], [ "B_TERM_UTURN_INT_LV5", "LV5" ], [ "B_TERM_UTURN_INT_LV5", "LV14" ], [ "B_TERM_UTURN_INT_LV6", "LV6" ], [ "B_TERM_UTURN_INT_LV6", "LV13" ], [ "B_TERM_UTURN_INT_LV7", "LV7" ], [ "B_TERM_UTURN_INT_LV7", "LV12" ], [ "B_TERM_UTURN_INT_LV8", "LV8" ], [ "B_TERM_UTURN_INT_LV8", "LV11" ], [ "B_TERM_UTURN_INT_LV9", "LV9" ], [ "B_TERM_UTURN_INT_LV9", "LV10" ], [ "B_TERM_UTURN_INT_LV18", "LV1" ], [ "B_TERM_UTURN_INT_LV18", "LV18" ], [ "B_TERM_UTURN_INT_LVB0", "LVB1" ], [ "B_TERM_UTURN_INT_LVB0", "LVB12" ], [ "B_TERM_UTURN_INT_LVB1", "LVB2" ], [ "B_TERM_UTURN_INT_LVB1", "LVB11" ], [ "B_TERM_UTURN_INT_LVB2", "LVB3" ], [ "B_TERM_UTURN_INT_LVB2", "LVB10" ], [ "B_TERM_UTURN_INT_LVB3", "LVB4" ], [ "B_TERM_UTURN_INT_LVB3", "LVB9" ], [ "B_TERM_UTURN_INT_LVB4", "LVB5" ], [ "B_TERM_UTURN_INT_LVB4", "LVB8" ], [ "B_TERM_UTURN_INT_LVB5", "LVB6" ], [ "B_TERM_UTURN_INT_LVB5", "LVB7" ], [ "B_TERM_UTURN_INT_SE2BEG0", "NE2A3" ], [ "B_TERM_UTURN_INT_SE2BEG0", "SE2BEG0" ], [ "B_TERM_UTURN_INT_SE2BEG1", "NE2A2" ], [ "B_TERM_UTURN_INT_SE2BEG1", "SE2BEG1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "NE2A1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "SE2BEG2" ], [ "B_TERM_UTURN_INT_SE2BEG3", "NE2A0" ], [ "B_TERM_UTURN_INT_SE2BEG3", "SE2BEG3" ], [ "B_TERM_UTURN_INT_SE6A0", "NE6B3" ], [ "B_TERM_UTURN_INT_SE6A0", "SE6A0" ], [ "B_TERM_UTURN_INT_SE6A1", "NE6B2" ], [ "B_TERM_UTURN_INT_SE6A1", "SE6A1" ], [ "B_TERM_UTURN_INT_SE6A2", "NE6B1" ], [ "B_TERM_UTURN_INT_SE6A2", "SE6A2" ], [ "B_TERM_UTURN_INT_SE6A3", "NE6B0" ], [ "B_TERM_UTURN_INT_SE6A3", "SE6A3" ], [ "B_TERM_UTURN_INT_SE6B0", "NE6C3" ], [ "B_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "B_TERM_UTURN_INT_SE6B1", "NE6C2" ], [ "B_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "B_TERM_UTURN_INT_SE6B2", "NE6C1" ], [ "B_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "B_TERM_UTURN_INT_SE6B3", "NE6C0" ], [ "B_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "B_TERM_UTURN_INT_SE6C0", "NE6D3" ], [ "B_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "B_TERM_UTURN_INT_SE6C1", "NE6D2" ], [ "B_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "B_TERM_UTURN_INT_SE6C2", "NE6D1" ], [ "B_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "B_TERM_UTURN_INT_SE6C3", "NE6D0" ], [ "B_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "B_TERM_UTURN_INT_SE6D0", "NE6E3" ], [ "B_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "B_TERM_UTURN_INT_SE6D1", "NE6E2" ], [ "B_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "B_TERM_UTURN_INT_SE6D2", "NE6E1" ], [ "B_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "B_TERM_UTURN_INT_SE6D3", "NE6E0" ], [ "B_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "NR1END3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "SL1BEG0" ], [ "B_TERM_UTURN_INT_SL1BEG1", "NR1END2" ], [ "B_TERM_UTURN_INT_SL1BEG1", "SL1BEG1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "NR1END1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "SL1BEG2" ], [ "B_TERM_UTURN_INT_SL1BEG3", "NR1END0" ], [ "B_TERM_UTURN_INT_SL1BEG3", "SL1BEG3" ], [ "B_TERM_UTURN_INT_SR1BEG1", "NL1END2" ], [ "B_TERM_UTURN_INT_SR1BEG1", "SR1BEG1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "NL1END1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "SR1BEG2" ], [ "B_TERM_UTURN_INT_SR1BEG3", "NL1END0" ], [ "B_TERM_UTURN_INT_SR1BEG3", "SR1BEG3" ], [ "B_TERM_UTURN_INT_SS2A0", "NN2END3" ], [ "B_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "B_TERM_UTURN_INT_SS2A1", "NN2END2" ], [ "B_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "B_TERM_UTURN_INT_SS2A2", "NN2END1" ], [ "B_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "B_TERM_UTURN_INT_SS2A3", "NN2END0" ], [ "B_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "NN2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "SS2BEG0" ], [ "B_TERM_UTURN_INT_SS2BEG1", "NN2A2" ], [ "B_TERM_UTURN_INT_SS2BEG1", "SS2BEG1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "NN2A1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "SS2BEG2" ], [ "B_TERM_UTURN_INT_SS2BEG3", "NN2A0" ], [ "B_TERM_UTURN_INT_SS2BEG3", "SS2BEG3" ], [ "B_TERM_UTURN_INT_SS6A0", "NN6B3" ], [ "B_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "B_TERM_UTURN_INT_SS6A1", "NN6B2" ], [ "B_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "B_TERM_UTURN_INT_SS6A2", "NN6B1" ], [ "B_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "B_TERM_UTURN_INT_SS6A3", "NN6B0" ], [ "B_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "B_TERM_UTURN_INT_SS6B0", "NN6C3" ], [ "B_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "B_TERM_UTURN_INT_SS6B1", "NN6C2" ], [ "B_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "B_TERM_UTURN_INT_SS6B2", "NN6C1" ], [ "B_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "B_TERM_UTURN_INT_SS6B3", "NN6C0" ], [ "B_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "NN6A3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "SS6BEG0" ], [ "B_TERM_UTURN_INT_SS6BEG1", "NN6A2" ], [ "B_TERM_UTURN_INT_SS6BEG1", "SS6BEG1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "NN6A1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "SS6BEG2" ], [ "B_TERM_UTURN_INT_SS6BEG3", "NN6A0" ], [ "B_TERM_UTURN_INT_SS6BEG3", "SS6BEG3" ], [ "B_TERM_UTURN_INT_SS6C0", "NN6D3" ], [ "B_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "B_TERM_UTURN_INT_SS6C1", "NN6D2" ], [ "B_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "B_TERM_UTURN_INT_SS6C2", "NN6D1" ], [ "B_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "B_TERM_UTURN_INT_SS6C3", "NN6D0" ], [ "B_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "B_TERM_UTURN_INT_SS6D0", "NN6E3" ], [ "B_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "B_TERM_UTURN_INT_SS6D1", "NN6E2" ], [ "B_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "B_TERM_UTURN_INT_SS6D2", "NN6E1" ], [ "B_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "B_TERM_UTURN_INT_SS6D3", "NN6E0" ], [ "B_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "B_TERM_UTURN_INT_SS6E0", "NN6END3" ], [ "B_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "B_TERM_UTURN_INT_SS6E1", "NN6END2" ], [ "B_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "B_TERM_UTURN_INT_SS6E2", "NN6END1" ], [ "B_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "B_TERM_UTURN_INT_SS6E3", "NN6END0" ], [ "B_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "NW2A3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "SW2BEG0" ], [ "B_TERM_UTURN_INT_SW2BEG1", "NW2A2" ], [ "B_TERM_UTURN_INT_SW2BEG1", "SW2BEG1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "NW2A1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "SW2BEG2" ], [ "B_TERM_UTURN_INT_SW2BEG3", "NW2A0" ], [ "B_TERM_UTURN_INT_SW2BEG3", "SW2BEG3" ], [ "B_TERM_UTURN_INT_SW6A0", "NW6B3" ], [ "B_TERM_UTURN_INT_SW6A0", "SW6A0" ], [ "B_TERM_UTURN_INT_SW6A1", "NW6B2" ], [ "B_TERM_UTURN_INT_SW6A1", "SW6A1" ], [ "B_TERM_UTURN_INT_SW6A2", "NW6B1" ], [ "B_TERM_UTURN_INT_SW6A2", "SW6A2" ], [ "B_TERM_UTURN_INT_SW6A3", "NW6B0" ], [ "B_TERM_UTURN_INT_SW6A3", "SW6A3" ], [ "B_TERM_UTURN_INT_SW6B0", "NW6C3" ], [ "B_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "B_TERM_UTURN_INT_SW6B1", "NW6C2" ], [ "B_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "B_TERM_UTURN_INT_SW6B2", "NW6C1" ], [ "B_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "B_TERM_UTURN_INT_SW6B3", "NW6C0" ], [ "B_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "B_TERM_UTURN_INT_SW6C0", "NW6D3" ], [ "B_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "B_TERM_UTURN_INT_SW6C1", "NW6D2" ], [ "B_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "B_TERM_UTURN_INT_SW6C2", "NW6D1" ], [ "B_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "B_TERM_UTURN_INT_SW6C3", "NW6D0" ], [ "B_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "B_TERM_UTURN_INT_SW6D0", "NW6E3" ], [ "B_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "B_TERM_UTURN_INT_SW6D1", "NW6E2" ], [ "B_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "B_TERM_UTURN_INT_SW6D2", "NW6E1" ], [ "B_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "B_TERM_UTURN_INT_SW6D3", "NW6E0" ], [ "B_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "NW6END0" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "SW6END_N0_3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WL1BEG_N3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WR1BEG0" ], [ "B_TERM_UTURN_INT_WR1END0", "WL1END_N1_3" ], [ "B_TERM_UTURN_INT_WR1END0", "WR1END0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_CLB", "CLBLL_L" ], "wire_pairs": [ [ "BRKH_CLB_COUT0_L", "CLBLL_LL_CIN" ], [ "BRKH_CLB_COUT1_L", "CLBLL_L_CIN" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_CLB", "CLBLL_L" ], "wire_pairs": [ [ "BRKH_CLB_COUT0_L", "CLBLL_LL_COUT_N" ], [ "BRKH_CLB_COUT1_L", "CLBLL_L_COUT_N" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_CLB", "CLBLM_L" ], "wire_pairs": [ [ "BRKH_CLB_COUT0_L", "CLBLM_M_CIN" ], [ "BRKH_CLB_COUT1_L", "CLBLM_L_CIN" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_CLB", "CLBLM_L" ], "wire_pairs": [ [ "BRKH_CLB_COUT0_L", "CLBLM_M_COUT_N" ], [ "BRKH_CLB_COUT1_L", "CLBLM_L_COUT_N" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_CLB", "CLBLM_R" ], "wire_pairs": [ [ "BRKH_CLB_COUT0_R", "CLBLM_L_CIN" ], [ "BRKH_CLB_COUT1_R", "CLBLM_M_CIN" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_CLB", "CLBLM_R" ], "wire_pairs": [ [ "BRKH_CLB_COUT0_R", "CLBLM_L_COUT_N" ], [ "BRKH_CLB_COUT1_R", "CLBLM_M_COUT_N" ] ] }, { "grid_deltas": [ 0, 4 ], "tile_types": [ "BRKH_CLK", "CLK_BUFG_BOT_R" ], "wire_pairs": [ [ "BRKH_CLK_R_CK_GCLK0", "CLK_BUFG_CK_GCLK0" ], [ "BRKH_CLK_R_CK_GCLK1", "CLK_BUFG_CK_GCLK1" ], [ "BRKH_CLK_R_CK_GCLK2", "CLK_BUFG_CK_GCLK2" ], [ "BRKH_CLK_R_CK_GCLK3", "CLK_BUFG_CK_GCLK3" ], [ "BRKH_CLK_R_CK_GCLK4", "CLK_BUFG_CK_GCLK4" ], [ "BRKH_CLK_R_CK_GCLK5", "CLK_BUFG_CK_GCLK5" ], [ "BRKH_CLK_R_CK_GCLK6", "CLK_BUFG_CK_GCLK6" ], [ "BRKH_CLK_R_CK_GCLK7", "CLK_BUFG_CK_GCLK7" ], [ "BRKH_CLK_R_CK_GCLK8", "CLK_BUFG_CK_GCLK8" ], [ "BRKH_CLK_R_CK_GCLK9", "CLK_BUFG_CK_GCLK9" ], [ "BRKH_CLK_R_CK_GCLK10", "CLK_BUFG_CK_GCLK10" ], [ "BRKH_CLK_R_CK_GCLK11", "CLK_BUFG_CK_GCLK11" ], [ "BRKH_CLK_R_CK_GCLK12", "CLK_BUFG_CK_GCLK12" ], [ "BRKH_CLK_R_CK_GCLK13", "CLK_BUFG_CK_GCLK13" ], [ "BRKH_CLK_R_CK_GCLK14", "CLK_BUFG_CK_GCLK14" ], [ "BRKH_CLK_R_CK_GCLK15", "CLK_BUFG_CK_GCLK15" ], [ "BRKH_CLK_R_CK_GCLK16", "CLK_BUFG_CK_GCLK16" ], [ "BRKH_CLK_R_CK_GCLK17", "CLK_BUFG_CK_GCLK17" ], [ "BRKH_CLK_R_CK_GCLK18", "CLK_BUFG_CK_GCLK18" ], [ "BRKH_CLK_R_CK_GCLK19", "CLK_BUFG_CK_GCLK19" ], [ "BRKH_CLK_R_CK_GCLK20", "CLK_BUFG_CK_GCLK20" ], [ "BRKH_CLK_R_CK_GCLK21", "CLK_BUFG_CK_GCLK21" ], [ "BRKH_CLK_R_CK_GCLK22", "CLK_BUFG_CK_GCLK22" ], [ "BRKH_CLK_R_CK_GCLK23", "CLK_BUFG_CK_GCLK23" ], [ "BRKH_CLK_R_CK_GCLK24", "CLK_BUFG_CK_GCLK24" ], [ "BRKH_CLK_R_CK_GCLK25", "CLK_BUFG_CK_GCLK25" ], [ "BRKH_CLK_R_CK_GCLK26", "CLK_BUFG_CK_GCLK26" ], [ "BRKH_CLK_R_CK_GCLK27", "CLK_BUFG_CK_GCLK27" ], [ "BRKH_CLK_R_CK_GCLK28", "CLK_BUFG_CK_GCLK28" ], [ "BRKH_CLK_R_CK_GCLK29", "CLK_BUFG_CK_GCLK29" ], [ "BRKH_CLK_R_CK_GCLK30", "CLK_BUFG_CK_GCLK30" ], [ "BRKH_CLK_R_CK_GCLK31", "CLK_BUFG_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_CLK", "CLK_BUFG_TOP_R" ], "wire_pairs": [ [ "BRKH_CLK_R_CK_GCLK0", "CLK_BUFG_CK_GCLK0" ], [ "BRKH_CLK_R_CK_GCLK1", "CLK_BUFG_CK_GCLK1" ], [ "BRKH_CLK_R_CK_GCLK2", "CLK_BUFG_CK_GCLK2" ], [ "BRKH_CLK_R_CK_GCLK3", "CLK_BUFG_CK_GCLK3" ], [ "BRKH_CLK_R_CK_GCLK4", "CLK_BUFG_CK_GCLK4" ], [ "BRKH_CLK_R_CK_GCLK5", "CLK_BUFG_CK_GCLK5" ], [ "BRKH_CLK_R_CK_GCLK6", "CLK_BUFG_CK_GCLK6" ], [ "BRKH_CLK_R_CK_GCLK7", "CLK_BUFG_CK_GCLK7" ], [ "BRKH_CLK_R_CK_GCLK8", "CLK_BUFG_CK_GCLK8" ], [ "BRKH_CLK_R_CK_GCLK9", "CLK_BUFG_CK_GCLK9" ], [ "BRKH_CLK_R_CK_GCLK10", "CLK_BUFG_CK_GCLK10" ], [ "BRKH_CLK_R_CK_GCLK11", "CLK_BUFG_CK_GCLK11" ], [ "BRKH_CLK_R_CK_GCLK12", "CLK_BUFG_CK_GCLK12" ], [ "BRKH_CLK_R_CK_GCLK13", "CLK_BUFG_CK_GCLK13" ], [ "BRKH_CLK_R_CK_GCLK14", "CLK_BUFG_CK_GCLK14" ], [ "BRKH_CLK_R_CK_GCLK15", "CLK_BUFG_CK_GCLK15" ], [ "BRKH_CLK_R_CK_GCLK16", "CLK_BUFG_CK_GCLK16" ], [ "BRKH_CLK_R_CK_GCLK17", "CLK_BUFG_CK_GCLK17" ], [ "BRKH_CLK_R_CK_GCLK18", "CLK_BUFG_CK_GCLK18" ], [ "BRKH_CLK_R_CK_GCLK19", "CLK_BUFG_CK_GCLK19" ], [ "BRKH_CLK_R_CK_GCLK20", "CLK_BUFG_CK_GCLK20" ], [ "BRKH_CLK_R_CK_GCLK21", "CLK_BUFG_CK_GCLK21" ], [ "BRKH_CLK_R_CK_GCLK22", "CLK_BUFG_CK_GCLK22" ], [ "BRKH_CLK_R_CK_GCLK23", "CLK_BUFG_CK_GCLK23" ], [ "BRKH_CLK_R_CK_GCLK24", "CLK_BUFG_CK_GCLK24" ], [ "BRKH_CLK_R_CK_GCLK25", "CLK_BUFG_CK_GCLK25" ], [ "BRKH_CLK_R_CK_GCLK26", "CLK_BUFG_CK_GCLK26" ], [ "BRKH_CLK_R_CK_GCLK27", "CLK_BUFG_CK_GCLK27" ], [ "BRKH_CLK_R_CK_GCLK28", "CLK_BUFG_CK_GCLK28" ], [ "BRKH_CLK_R_CK_GCLK29", "CLK_BUFG_CK_GCLK29" ], [ "BRKH_CLK_R_CK_GCLK30", "CLK_BUFG_CK_GCLK30" ], [ "BRKH_CLK_R_CK_GCLK31", "CLK_BUFG_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_CLK", "CLK_FEED" ], "wire_pairs": [ [ "BRKH_CLK_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "BRKH_CLK_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "BRKH_CLK_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "BRKH_CLK_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "BRKH_CLK_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "BRKH_CLK_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "BRKH_CLK_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "BRKH_CLK_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "BRKH_CLK_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "BRKH_CLK_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "BRKH_CLK_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "BRKH_CLK_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "BRKH_CLK_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "BRKH_CLK_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "BRKH_CLK_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "BRKH_CLK_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "BRKH_CLK_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "BRKH_CLK_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "BRKH_CLK_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "BRKH_CLK_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "BRKH_CLK_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "BRKH_CLK_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "BRKH_CLK_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "BRKH_CLK_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "BRKH_CLK_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "BRKH_CLK_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "BRKH_CLK_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "BRKH_CLK_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "BRKH_CLK_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "BRKH_CLK_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "BRKH_CLK_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "BRKH_CLK_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "BRKH_CLK_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "BRKH_CLK_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "BRKH_CLK_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "BRKH_CLK_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "BRKH_CLK_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "BRKH_CLK_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "BRKH_CLK_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "BRKH_CLK_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "BRKH_CLK_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "BRKH_CLK_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "BRKH_CLK_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "BRKH_CLK_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "BRKH_CLK_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "BRKH_CLK_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "BRKH_CLK_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "BRKH_CLK_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "BRKH_CLK_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "BRKH_CLK_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "BRKH_CLK_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "BRKH_CLK_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "BRKH_CLK_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "BRKH_CLK_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "BRKH_CLK_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "BRKH_CLK_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "BRKH_CLK_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "BRKH_CLK_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "BRKH_CLK_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "BRKH_CLK_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "BRKH_CLK_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "BRKH_CLK_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "BRKH_CLK_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "BRKH_CLK_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_CLK", "CLK_FEED" ], "wire_pairs": [ [ "BRKH_CLK_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "BRKH_CLK_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "BRKH_CLK_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "BRKH_CLK_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "BRKH_CLK_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "BRKH_CLK_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "BRKH_CLK_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "BRKH_CLK_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "BRKH_CLK_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "BRKH_CLK_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "BRKH_CLK_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "BRKH_CLK_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "BRKH_CLK_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "BRKH_CLK_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "BRKH_CLK_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "BRKH_CLK_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "BRKH_CLK_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "BRKH_CLK_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "BRKH_CLK_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "BRKH_CLK_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "BRKH_CLK_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "BRKH_CLK_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "BRKH_CLK_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "BRKH_CLK_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "BRKH_CLK_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "BRKH_CLK_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "BRKH_CLK_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "BRKH_CLK_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "BRKH_CLK_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "BRKH_CLK_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "BRKH_CLK_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "BRKH_CLK_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "BRKH_CLK_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "BRKH_CLK_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "BRKH_CLK_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "BRKH_CLK_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "BRKH_CLK_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "BRKH_CLK_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "BRKH_CLK_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "BRKH_CLK_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "BRKH_CLK_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "BRKH_CLK_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "BRKH_CLK_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "BRKH_CLK_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "BRKH_CLK_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "BRKH_CLK_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "BRKH_CLK_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "BRKH_CLK_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "BRKH_CLK_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "BRKH_CLK_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "BRKH_CLK_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "BRKH_CLK_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "BRKH_CLK_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "BRKH_CLK_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "BRKH_CLK_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "BRKH_CLK_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "BRKH_CLK_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "BRKH_CLK_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "BRKH_CLK_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "BRKH_CLK_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "BRKH_CLK_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "BRKH_CLK_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "BRKH_CLK_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "BRKH_CLK_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -9 ], "tile_types": [ "BRKH_CMT", "CMT_TOP_L_LOWER_B" ], "wire_pairs": [ [ "BRKH_CMT_FREQ_REF_NS0", "MMCM_CLK_FREQ_BB_REBUF0_NS" ], [ "BRKH_CMT_FREQ_REF_NS1", "MMCM_CLK_FREQ_BB_REBUF1_NS" ], [ "BRKH_CMT_FREQ_REF_NS2", "MMCM_CLK_FREQ_BB_REBUF2_NS" ], [ "BRKH_CMT_FREQ_REF_NS3", "MMCM_CLK_FREQ_BB_REBUF3_NS" ], [ "BRKH_CMT_PHASEREF0", "CMT_MMCM_PHASERREF0" ], [ "BRKH_CMT_PHASEREF1", "CMT_MMCM_PHASERREF1" ], [ "BRKH_CMT_PHASEREF_BELOW0", "CMT_MMCM_PHASERREF_BELOW0" ], [ "BRKH_CMT_PHASEREF_BELOW1", "CMT_MMCM_PHASERREF_BELOW1" ], [ "BRKH_CMT_PHYCTRL_SYNC_BB", "CMT_MMCM_PHYCTRL_SYNC_BB_DN" ] ] }, { "grid_deltas": [ 0, 8 ], "tile_types": [ "BRKH_CMT", "CMT_TOP_L_UPPER_T" ], "wire_pairs": [ [ "BRKH_CMT_FREQ_REF_NS0", "PLL_CLK_FREQ_BB_BUFOUT_NS0" ], [ "BRKH_CMT_FREQ_REF_NS1", "PLL_CLK_FREQ_BB_BUFOUT_NS1" ], [ "BRKH_CMT_FREQ_REF_NS2", "PLL_CLK_FREQ_BB_BUFOUT_NS2" ], [ "BRKH_CMT_FREQ_REF_NS3", "PLL_CLK_FREQ_BB_BUFOUT_NS3" ], [ "BRKH_CMT_PHASEREF0", "CMT_PLL_PHASERREF_ABOVE0" ], [ "BRKH_CMT_PHASEREF1", "CMT_PLL_PHASERREF_ABOVE1" ], [ "BRKH_CMT_PHASEREF_BELOW0", "CMT_PLL_PHASERREF0" ], [ "BRKH_CMT_PHASEREF_BELOW1", "CMT_PLL_PHASERREF1" ], [ "BRKH_CMT_PHYCTRL_SYNC_BB", "CMT_PLL_PHYCTRL_SYNC_BB_UP" ] ] }, { "grid_deltas": [ 0, -9 ], "tile_types": [ "BRKH_CMT", "CMT_TOP_R_LOWER_B" ], "wire_pairs": [ [ "BRKH_CMT_FREQ_REF_NS0", "MMCM_CLK_FREQ_BB_REBUF0_NS" ], [ "BRKH_CMT_FREQ_REF_NS1", "MMCM_CLK_FREQ_BB_REBUF1_NS" ], [ "BRKH_CMT_FREQ_REF_NS2", "MMCM_CLK_FREQ_BB_REBUF2_NS" ], [ "BRKH_CMT_FREQ_REF_NS3", "MMCM_CLK_FREQ_BB_REBUF3_NS" ], [ "BRKH_CMT_PHASEREF0", "CMT_MMCM_PHASERREF0" ], [ "BRKH_CMT_PHASEREF1", "CMT_MMCM_PHASERREF1" ], [ "BRKH_CMT_PHASEREF_BELOW0", "CMT_MMCM_PHASERREF_BELOW0" ], [ "BRKH_CMT_PHASEREF_BELOW1", "CMT_MMCM_PHASERREF_BELOW1" ], [ "BRKH_CMT_PHYCTRL_SYNC_BB", "CMT_MMCM_PHYCTRL_SYNC_BB_DN" ] ] }, { "grid_deltas": [ 0, 8 ], "tile_types": [ "BRKH_CMT", "CMT_TOP_R_UPPER_T" ], "wire_pairs": [ [ "BRKH_CMT_FREQ_REF_NS0", "PLL_CLK_FREQ_BB_BUFOUT_NS0" ], [ "BRKH_CMT_FREQ_REF_NS1", "PLL_CLK_FREQ_BB_BUFOUT_NS1" ], [ "BRKH_CMT_FREQ_REF_NS2", "PLL_CLK_FREQ_BB_BUFOUT_NS2" ], [ "BRKH_CMT_FREQ_REF_NS3", "PLL_CLK_FREQ_BB_BUFOUT_NS3" ], [ "BRKH_CMT_PHASEREF0", "CMT_PLL_PHASERREF_ABOVE0" ], [ "BRKH_CMT_PHASEREF1", "CMT_PLL_PHASERREF_ABOVE1" ], [ "BRKH_CMT_PHASEREF_BELOW0", "CMT_PLL_PHASERREF0" ], [ "BRKH_CMT_PHASEREF_BELOW1", "CMT_PLL_PHASERREF1" ], [ "BRKH_CMT_PHYCTRL_SYNC_BB", "CMT_PLL_PHYCTRL_SYNC_BB_UP" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_DSP_L", "DSP_L" ], "wire_pairs": [ [ "BRKH_DSP_ACIN0", "DSP_0_ACIN0" ], [ "BRKH_DSP_ACIN1", "DSP_0_ACIN1" ], [ "BRKH_DSP_ACIN2", "DSP_0_ACIN2" ], [ "BRKH_DSP_ACIN3", "DSP_0_ACIN3" ], [ "BRKH_DSP_ACIN4", "DSP_0_ACIN4" ], [ "BRKH_DSP_ACIN5", "DSP_0_ACIN5" ], [ "BRKH_DSP_ACIN6", "DSP_0_ACIN6" ], [ "BRKH_DSP_ACIN7", "DSP_0_ACIN7" ], [ "BRKH_DSP_ACIN8", "DSP_0_ACIN8" ], [ "BRKH_DSP_ACIN9", "DSP_0_ACIN9" ], [ "BRKH_DSP_ACIN10", "DSP_0_ACIN10" ], [ "BRKH_DSP_ACIN11", "DSP_0_ACIN11" ], [ "BRKH_DSP_ACIN12", "DSP_0_ACIN12" ], [ "BRKH_DSP_ACIN13", "DSP_0_ACIN13" ], [ "BRKH_DSP_ACIN14", "DSP_0_ACIN14" ], [ "BRKH_DSP_ACIN15", "DSP_0_ACIN15" ], [ "BRKH_DSP_ACIN16", "DSP_0_ACIN16" ], [ "BRKH_DSP_ACIN17", "DSP_0_ACIN17" ], [ "BRKH_DSP_ACIN18", "DSP_0_ACIN18" ], [ "BRKH_DSP_ACIN19", "DSP_0_ACIN19" ], [ "BRKH_DSP_ACIN20", "DSP_0_ACIN20" ], [ "BRKH_DSP_ACIN21", "DSP_0_ACIN21" ], [ "BRKH_DSP_ACIN22", "DSP_0_ACIN22" ], [ "BRKH_DSP_ACIN23", "DSP_0_ACIN23" ], [ "BRKH_DSP_ACIN24", "DSP_0_ACIN24" ], [ "BRKH_DSP_ACIN25", "DSP_0_ACIN25" ], [ "BRKH_DSP_ACIN26", "DSP_0_ACIN26" ], [ "BRKH_DSP_ACIN27", "DSP_0_ACIN27" ], [ "BRKH_DSP_ACIN28", "DSP_0_ACIN28" ], [ "BRKH_DSP_ACIN29", "DSP_0_ACIN29" ], [ "BRKH_DSP_BCIN0", "DSP_0_BCIN0" ], [ "BRKH_DSP_BCIN1", "DSP_0_BCIN1" ], [ "BRKH_DSP_BCIN2", "DSP_0_BCIN2" ], [ "BRKH_DSP_BCIN3", "DSP_0_BCIN3" ], [ "BRKH_DSP_BCIN4", "DSP_0_BCIN4" ], [ "BRKH_DSP_BCIN5", "DSP_0_BCIN5" ], [ "BRKH_DSP_BCIN6", "DSP_0_BCIN6" ], [ "BRKH_DSP_BCIN7", "DSP_0_BCIN7" ], [ "BRKH_DSP_BCIN8", "DSP_0_BCIN8" ], [ "BRKH_DSP_BCIN9", "DSP_0_BCIN9" ], [ "BRKH_DSP_BCIN10", "DSP_0_BCIN10" ], [ "BRKH_DSP_BCIN11", "DSP_0_BCIN11" ], [ "BRKH_DSP_BCIN12", "DSP_0_BCIN12" ], [ "BRKH_DSP_BCIN13", "DSP_0_BCIN13" ], [ "BRKH_DSP_BCIN14", "DSP_0_BCIN14" ], [ "BRKH_DSP_BCIN15", "DSP_0_BCIN15" ], [ "BRKH_DSP_BCIN16", "DSP_0_BCIN16" ], [ "BRKH_DSP_BCIN17", "DSP_0_BCIN17" ], [ "BRKH_DSP_CARRYCASCIN", "DSP_0_CARRYCASCIN" ], [ "BRKH_DSP_MULTSIGNIN", "DSP_0_MULTSIGNIN" ], [ "BRKH_DSP_PCIN0", "DSP_0_PCIN0" ], [ "BRKH_DSP_PCIN1", "DSP_0_PCIN1" ], [ "BRKH_DSP_PCIN2", "DSP_0_PCIN2" ], [ "BRKH_DSP_PCIN3", "DSP_0_PCIN3" ], [ "BRKH_DSP_PCIN4", "DSP_0_PCIN4" ], [ "BRKH_DSP_PCIN5", "DSP_0_PCIN5" ], [ "BRKH_DSP_PCIN6", "DSP_0_PCIN6" ], [ "BRKH_DSP_PCIN7", "DSP_0_PCIN7" ], [ "BRKH_DSP_PCIN8", "DSP_0_PCIN8" ], [ "BRKH_DSP_PCIN9", "DSP_0_PCIN9" ], [ "BRKH_DSP_PCIN10", "DSP_0_PCIN10" ], [ "BRKH_DSP_PCIN11", "DSP_0_PCIN11" ], [ "BRKH_DSP_PCIN12", "DSP_0_PCIN12" ], [ "BRKH_DSP_PCIN13", "DSP_0_PCIN13" ], [ "BRKH_DSP_PCIN14", "DSP_0_PCIN14" ], [ "BRKH_DSP_PCIN15", "DSP_0_PCIN15" ], [ "BRKH_DSP_PCIN16", "DSP_0_PCIN16" ], [ "BRKH_DSP_PCIN17", "DSP_0_PCIN17" ], [ "BRKH_DSP_PCIN18", "DSP_0_PCIN18" ], [ "BRKH_DSP_PCIN19", "DSP_0_PCIN19" ], [ "BRKH_DSP_PCIN20", "DSP_0_PCIN20" ], [ "BRKH_DSP_PCIN21", "DSP_0_PCIN21" ], [ "BRKH_DSP_PCIN22", "DSP_0_PCIN22" ], [ "BRKH_DSP_PCIN23", "DSP_0_PCIN23" ], [ "BRKH_DSP_PCIN24", "DSP_0_PCIN24" ], [ "BRKH_DSP_PCIN25", "DSP_0_PCIN25" ], [ "BRKH_DSP_PCIN26", "DSP_0_PCIN26" ], [ "BRKH_DSP_PCIN27", "DSP_0_PCIN27" ], [ "BRKH_DSP_PCIN28", "DSP_0_PCIN28" ], [ "BRKH_DSP_PCIN29", "DSP_0_PCIN29" ], [ "BRKH_DSP_PCIN30", "DSP_0_PCIN30" ], [ "BRKH_DSP_PCIN31", "DSP_0_PCIN31" ], [ "BRKH_DSP_PCIN32", "DSP_0_PCIN32" ], [ "BRKH_DSP_PCIN33", "DSP_0_PCIN33" ], [ "BRKH_DSP_PCIN34", "DSP_0_PCIN34" ], [ "BRKH_DSP_PCIN35", "DSP_0_PCIN35" ], [ "BRKH_DSP_PCIN36", "DSP_0_PCIN36" ], [ "BRKH_DSP_PCIN37", "DSP_0_PCIN37" ], [ "BRKH_DSP_PCIN38", "DSP_0_PCIN38" ], [ "BRKH_DSP_PCIN39", "DSP_0_PCIN39" ], [ "BRKH_DSP_PCIN40", "DSP_0_PCIN40" ], [ "BRKH_DSP_PCIN41", "DSP_0_PCIN41" ], [ "BRKH_DSP_PCIN42", "DSP_0_PCIN42" ], [ "BRKH_DSP_PCIN43", "DSP_0_PCIN43" ], [ "BRKH_DSP_PCIN44", "DSP_0_PCIN44" ], [ "BRKH_DSP_PCIN45", "DSP_0_PCIN45" ], [ "BRKH_DSP_PCIN46", "DSP_0_PCIN46" ], [ "BRKH_DSP_PCIN47", "DSP_0_PCIN47" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "BRKH_DSP_L", "DSP_L" ], "wire_pairs": [ [ "BRKH_DSP_ACIN0", "DSP_ACOUT0" ], [ "BRKH_DSP_ACIN1", "DSP_ACOUT1" ], [ "BRKH_DSP_ACIN2", "DSP_ACOUT2" ], [ "BRKH_DSP_ACIN3", "DSP_ACOUT3" ], [ "BRKH_DSP_ACIN4", "DSP_ACOUT4" ], [ "BRKH_DSP_ACIN5", "DSP_ACOUT5" ], [ "BRKH_DSP_ACIN6", "DSP_ACOUT6" ], [ "BRKH_DSP_ACIN7", "DSP_ACOUT7" ], [ "BRKH_DSP_ACIN8", "DSP_ACOUT8" ], [ "BRKH_DSP_ACIN9", "DSP_ACOUT9" ], [ "BRKH_DSP_ACIN10", "DSP_ACOUT10" ], [ "BRKH_DSP_ACIN11", "DSP_ACOUT11" ], [ "BRKH_DSP_ACIN12", "DSP_ACOUT12" ], [ "BRKH_DSP_ACIN13", "DSP_ACOUT13" ], [ "BRKH_DSP_ACIN14", "DSP_ACOUT14" ], [ "BRKH_DSP_ACIN15", "DSP_ACOUT15" ], [ "BRKH_DSP_ACIN16", "DSP_ACOUT16" ], [ "BRKH_DSP_ACIN17", "DSP_ACOUT17" ], [ "BRKH_DSP_ACIN18", "DSP_ACOUT18" ], [ "BRKH_DSP_ACIN19", "DSP_ACOUT19" ], [ "BRKH_DSP_ACIN20", "DSP_ACOUT20" ], [ "BRKH_DSP_ACIN21", "DSP_ACOUT21" ], [ "BRKH_DSP_ACIN22", "DSP_ACOUT22" ], [ "BRKH_DSP_ACIN23", "DSP_ACOUT23" ], [ "BRKH_DSP_ACIN24", "DSP_ACOUT24" ], [ "BRKH_DSP_ACIN25", "DSP_ACOUT25" ], [ "BRKH_DSP_ACIN26", "DSP_ACOUT26" ], [ "BRKH_DSP_ACIN27", "DSP_ACOUT27" ], [ "BRKH_DSP_ACIN28", "DSP_ACOUT28" ], [ "BRKH_DSP_ACIN29", "DSP_ACOUT29" ], [ "BRKH_DSP_BCIN0", "DSP_BCOUT0" ], [ "BRKH_DSP_BCIN1", "DSP_BCOUT1" ], [ "BRKH_DSP_BCIN2", "DSP_BCOUT2" ], [ "BRKH_DSP_BCIN3", "DSP_BCOUT3" ], [ "BRKH_DSP_BCIN4", "DSP_BCOUT4" ], [ "BRKH_DSP_BCIN5", "DSP_BCOUT5" ], [ "BRKH_DSP_BCIN6", "DSP_BCOUT6" ], [ "BRKH_DSP_BCIN7", "DSP_BCOUT7" ], [ "BRKH_DSP_BCIN8", "DSP_BCOUT8" ], [ "BRKH_DSP_BCIN9", "DSP_BCOUT9" ], [ "BRKH_DSP_BCIN10", "DSP_BCOUT10" ], [ "BRKH_DSP_BCIN11", "DSP_BCOUT11" ], [ "BRKH_DSP_BCIN12", "DSP_BCOUT12" ], [ "BRKH_DSP_BCIN13", "DSP_BCOUT13" ], [ "BRKH_DSP_BCIN14", "DSP_BCOUT14" ], [ "BRKH_DSP_BCIN15", "DSP_BCOUT15" ], [ "BRKH_DSP_BCIN16", "DSP_BCOUT16" ], [ "BRKH_DSP_BCIN17", "DSP_BCOUT17" ], [ "BRKH_DSP_CARRYCASCIN", "DSP_CARRYCASCOUT" ], [ "BRKH_DSP_MULTSIGNIN", "DSP_MULTSIGNOUT" ], [ "BRKH_DSP_PCIN0", "DSP_PCOUT0" ], [ "BRKH_DSP_PCIN1", "DSP_PCOUT1" ], [ "BRKH_DSP_PCIN2", "DSP_PCOUT2" ], [ "BRKH_DSP_PCIN3", "DSP_PCOUT3" ], [ "BRKH_DSP_PCIN4", "DSP_PCOUT4" ], [ "BRKH_DSP_PCIN5", "DSP_PCOUT5" ], [ "BRKH_DSP_PCIN6", "DSP_PCOUT6" ], [ "BRKH_DSP_PCIN7", "DSP_PCOUT7" ], [ "BRKH_DSP_PCIN8", "DSP_PCOUT8" ], [ "BRKH_DSP_PCIN9", "DSP_PCOUT9" ], [ "BRKH_DSP_PCIN10", "DSP_PCOUT10" ], [ "BRKH_DSP_PCIN11", "DSP_PCOUT11" ], [ "BRKH_DSP_PCIN12", "DSP_PCOUT12" ], [ "BRKH_DSP_PCIN13", "DSP_PCOUT13" ], [ "BRKH_DSP_PCIN14", "DSP_PCOUT14" ], [ "BRKH_DSP_PCIN15", "DSP_PCOUT15" ], [ "BRKH_DSP_PCIN16", "DSP_PCOUT16" ], [ "BRKH_DSP_PCIN17", "DSP_PCOUT17" ], [ "BRKH_DSP_PCIN18", "DSP_PCOUT18" ], [ "BRKH_DSP_PCIN19", "DSP_PCOUT19" ], [ "BRKH_DSP_PCIN20", "DSP_PCOUT20" ], [ "BRKH_DSP_PCIN21", "DSP_PCOUT21" ], [ "BRKH_DSP_PCIN22", "DSP_PCOUT22" ], [ "BRKH_DSP_PCIN23", "DSP_PCOUT23" ], [ "BRKH_DSP_PCIN24", "DSP_PCOUT24" ], [ "BRKH_DSP_PCIN25", "DSP_PCOUT25" ], [ "BRKH_DSP_PCIN26", "DSP_PCOUT26" ], [ "BRKH_DSP_PCIN27", "DSP_PCOUT27" ], [ "BRKH_DSP_PCIN28", "DSP_PCOUT28" ], [ "BRKH_DSP_PCIN29", "DSP_PCOUT29" ], [ "BRKH_DSP_PCIN30", "DSP_PCOUT30" ], [ "BRKH_DSP_PCIN31", "DSP_PCOUT31" ], [ "BRKH_DSP_PCIN32", "DSP_PCOUT32" ], [ "BRKH_DSP_PCIN33", "DSP_PCOUT33" ], [ "BRKH_DSP_PCIN34", "DSP_PCOUT34" ], [ "BRKH_DSP_PCIN35", "DSP_PCOUT35" ], [ "BRKH_DSP_PCIN36", "DSP_PCOUT36" ], [ "BRKH_DSP_PCIN37", "DSP_PCOUT37" ], [ "BRKH_DSP_PCIN38", "DSP_PCOUT38" ], [ "BRKH_DSP_PCIN39", "DSP_PCOUT39" ], [ "BRKH_DSP_PCIN40", "DSP_PCOUT40" ], [ "BRKH_DSP_PCIN41", "DSP_PCOUT41" ], [ "BRKH_DSP_PCIN42", "DSP_PCOUT42" ], [ "BRKH_DSP_PCIN43", "DSP_PCOUT43" ], [ "BRKH_DSP_PCIN44", "DSP_PCOUT44" ], [ "BRKH_DSP_PCIN45", "DSP_PCOUT45" ], [ "BRKH_DSP_PCIN46", "DSP_PCOUT46" ], [ "BRKH_DSP_PCIN47", "DSP_PCOUT47" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_DSP_R", "DSP_R" ], "wire_pairs": [ [ "BRKH_DSP_ACIN0", "DSP_0_ACIN0" ], [ "BRKH_DSP_ACIN1", "DSP_0_ACIN1" ], [ "BRKH_DSP_ACIN2", "DSP_0_ACIN2" ], [ "BRKH_DSP_ACIN3", "DSP_0_ACIN3" ], [ "BRKH_DSP_ACIN4", "DSP_0_ACIN4" ], [ "BRKH_DSP_ACIN5", "DSP_0_ACIN5" ], [ "BRKH_DSP_ACIN6", "DSP_0_ACIN6" ], [ "BRKH_DSP_ACIN7", "DSP_0_ACIN7" ], [ "BRKH_DSP_ACIN8", "DSP_0_ACIN8" ], [ "BRKH_DSP_ACIN9", "DSP_0_ACIN9" ], [ "BRKH_DSP_ACIN10", "DSP_0_ACIN10" ], [ "BRKH_DSP_ACIN11", "DSP_0_ACIN11" ], [ "BRKH_DSP_ACIN12", "DSP_0_ACIN12" ], [ "BRKH_DSP_ACIN13", "DSP_0_ACIN13" ], [ "BRKH_DSP_ACIN14", "DSP_0_ACIN14" ], [ "BRKH_DSP_ACIN15", "DSP_0_ACIN15" ], [ "BRKH_DSP_ACIN16", "DSP_0_ACIN16" ], [ "BRKH_DSP_ACIN17", "DSP_0_ACIN17" ], [ "BRKH_DSP_ACIN18", "DSP_0_ACIN18" ], [ "BRKH_DSP_ACIN19", "DSP_0_ACIN19" ], [ "BRKH_DSP_ACIN20", "DSP_0_ACIN20" ], [ "BRKH_DSP_ACIN21", "DSP_0_ACIN21" ], [ "BRKH_DSP_ACIN22", "DSP_0_ACIN22" ], [ "BRKH_DSP_ACIN23", "DSP_0_ACIN23" ], [ "BRKH_DSP_ACIN24", "DSP_0_ACIN24" ], [ "BRKH_DSP_ACIN25", "DSP_0_ACIN25" ], [ "BRKH_DSP_ACIN26", "DSP_0_ACIN26" ], [ "BRKH_DSP_ACIN27", "DSP_0_ACIN27" ], [ "BRKH_DSP_ACIN28", "DSP_0_ACIN28" ], [ "BRKH_DSP_ACIN29", "DSP_0_ACIN29" ], [ "BRKH_DSP_BCIN0", "DSP_0_BCIN0" ], [ "BRKH_DSP_BCIN1", "DSP_0_BCIN1" ], [ "BRKH_DSP_BCIN2", "DSP_0_BCIN2" ], [ "BRKH_DSP_BCIN3", "DSP_0_BCIN3" ], [ "BRKH_DSP_BCIN4", "DSP_0_BCIN4" ], [ "BRKH_DSP_BCIN5", "DSP_0_BCIN5" ], [ "BRKH_DSP_BCIN6", "DSP_0_BCIN6" ], [ "BRKH_DSP_BCIN7", "DSP_0_BCIN7" ], [ "BRKH_DSP_BCIN8", "DSP_0_BCIN8" ], [ "BRKH_DSP_BCIN9", "DSP_0_BCIN9" ], [ "BRKH_DSP_BCIN10", "DSP_0_BCIN10" ], [ "BRKH_DSP_BCIN11", "DSP_0_BCIN11" ], [ "BRKH_DSP_BCIN12", "DSP_0_BCIN12" ], [ "BRKH_DSP_BCIN13", "DSP_0_BCIN13" ], [ "BRKH_DSP_BCIN14", "DSP_0_BCIN14" ], [ "BRKH_DSP_BCIN15", "DSP_0_BCIN15" ], [ "BRKH_DSP_BCIN16", "DSP_0_BCIN16" ], [ "BRKH_DSP_BCIN17", "DSP_0_BCIN17" ], [ "BRKH_DSP_CARRYCASCIN", "DSP_0_CARRYCASCIN" ], [ "BRKH_DSP_MULTSIGNIN", "DSP_0_MULTSIGNIN" ], [ "BRKH_DSP_PCIN0", "DSP_0_PCIN0" ], [ "BRKH_DSP_PCIN1", "DSP_0_PCIN1" ], [ "BRKH_DSP_PCIN2", "DSP_0_PCIN2" ], [ "BRKH_DSP_PCIN3", "DSP_0_PCIN3" ], [ "BRKH_DSP_PCIN4", "DSP_0_PCIN4" ], [ "BRKH_DSP_PCIN5", "DSP_0_PCIN5" ], [ "BRKH_DSP_PCIN6", "DSP_0_PCIN6" ], [ "BRKH_DSP_PCIN7", "DSP_0_PCIN7" ], [ "BRKH_DSP_PCIN8", "DSP_0_PCIN8" ], [ "BRKH_DSP_PCIN9", "DSP_0_PCIN9" ], [ "BRKH_DSP_PCIN10", "DSP_0_PCIN10" ], [ "BRKH_DSP_PCIN11", "DSP_0_PCIN11" ], [ "BRKH_DSP_PCIN12", "DSP_0_PCIN12" ], [ "BRKH_DSP_PCIN13", "DSP_0_PCIN13" ], [ "BRKH_DSP_PCIN14", "DSP_0_PCIN14" ], [ "BRKH_DSP_PCIN15", "DSP_0_PCIN15" ], [ "BRKH_DSP_PCIN16", "DSP_0_PCIN16" ], [ "BRKH_DSP_PCIN17", "DSP_0_PCIN17" ], [ "BRKH_DSP_PCIN18", "DSP_0_PCIN18" ], [ "BRKH_DSP_PCIN19", "DSP_0_PCIN19" ], [ "BRKH_DSP_PCIN20", "DSP_0_PCIN20" ], [ "BRKH_DSP_PCIN21", "DSP_0_PCIN21" ], [ "BRKH_DSP_PCIN22", "DSP_0_PCIN22" ], [ "BRKH_DSP_PCIN23", "DSP_0_PCIN23" ], [ "BRKH_DSP_PCIN24", "DSP_0_PCIN24" ], [ "BRKH_DSP_PCIN25", "DSP_0_PCIN25" ], [ "BRKH_DSP_PCIN26", "DSP_0_PCIN26" ], [ "BRKH_DSP_PCIN27", "DSP_0_PCIN27" ], [ "BRKH_DSP_PCIN28", "DSP_0_PCIN28" ], [ "BRKH_DSP_PCIN29", "DSP_0_PCIN29" ], [ "BRKH_DSP_PCIN30", "DSP_0_PCIN30" ], [ "BRKH_DSP_PCIN31", "DSP_0_PCIN31" ], [ "BRKH_DSP_PCIN32", "DSP_0_PCIN32" ], [ "BRKH_DSP_PCIN33", "DSP_0_PCIN33" ], [ "BRKH_DSP_PCIN34", "DSP_0_PCIN34" ], [ "BRKH_DSP_PCIN35", "DSP_0_PCIN35" ], [ "BRKH_DSP_PCIN36", "DSP_0_PCIN36" ], [ "BRKH_DSP_PCIN37", "DSP_0_PCIN37" ], [ "BRKH_DSP_PCIN38", "DSP_0_PCIN38" ], [ "BRKH_DSP_PCIN39", "DSP_0_PCIN39" ], [ "BRKH_DSP_PCIN40", "DSP_0_PCIN40" ], [ "BRKH_DSP_PCIN41", "DSP_0_PCIN41" ], [ "BRKH_DSP_PCIN42", "DSP_0_PCIN42" ], [ "BRKH_DSP_PCIN43", "DSP_0_PCIN43" ], [ "BRKH_DSP_PCIN44", "DSP_0_PCIN44" ], [ "BRKH_DSP_PCIN45", "DSP_0_PCIN45" ], [ "BRKH_DSP_PCIN46", "DSP_0_PCIN46" ], [ "BRKH_DSP_PCIN47", "DSP_0_PCIN47" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "BRKH_DSP_R", "DSP_R" ], "wire_pairs": [ [ "BRKH_DSP_ACIN0", "DSP_ACOUT0" ], [ "BRKH_DSP_ACIN1", "DSP_ACOUT1" ], [ "BRKH_DSP_ACIN2", "DSP_ACOUT2" ], [ "BRKH_DSP_ACIN3", "DSP_ACOUT3" ], [ "BRKH_DSP_ACIN4", "DSP_ACOUT4" ], [ "BRKH_DSP_ACIN5", "DSP_ACOUT5" ], [ "BRKH_DSP_ACIN6", "DSP_ACOUT6" ], [ "BRKH_DSP_ACIN7", "DSP_ACOUT7" ], [ "BRKH_DSP_ACIN8", "DSP_ACOUT8" ], [ "BRKH_DSP_ACIN9", "DSP_ACOUT9" ], [ "BRKH_DSP_ACIN10", "DSP_ACOUT10" ], [ "BRKH_DSP_ACIN11", "DSP_ACOUT11" ], [ "BRKH_DSP_ACIN12", "DSP_ACOUT12" ], [ "BRKH_DSP_ACIN13", "DSP_ACOUT13" ], [ "BRKH_DSP_ACIN14", "DSP_ACOUT14" ], [ "BRKH_DSP_ACIN15", "DSP_ACOUT15" ], [ "BRKH_DSP_ACIN16", "DSP_ACOUT16" ], [ "BRKH_DSP_ACIN17", "DSP_ACOUT17" ], [ "BRKH_DSP_ACIN18", "DSP_ACOUT18" ], [ "BRKH_DSP_ACIN19", "DSP_ACOUT19" ], [ "BRKH_DSP_ACIN20", "DSP_ACOUT20" ], [ "BRKH_DSP_ACIN21", "DSP_ACOUT21" ], [ "BRKH_DSP_ACIN22", "DSP_ACOUT22" ], [ "BRKH_DSP_ACIN23", "DSP_ACOUT23" ], [ "BRKH_DSP_ACIN24", "DSP_ACOUT24" ], [ "BRKH_DSP_ACIN25", "DSP_ACOUT25" ], [ "BRKH_DSP_ACIN26", "DSP_ACOUT26" ], [ "BRKH_DSP_ACIN27", "DSP_ACOUT27" ], [ "BRKH_DSP_ACIN28", "DSP_ACOUT28" ], [ "BRKH_DSP_ACIN29", "DSP_ACOUT29" ], [ "BRKH_DSP_BCIN0", "DSP_BCOUT0" ], [ "BRKH_DSP_BCIN1", "DSP_BCOUT1" ], [ "BRKH_DSP_BCIN2", "DSP_BCOUT2" ], [ "BRKH_DSP_BCIN3", "DSP_BCOUT3" ], [ "BRKH_DSP_BCIN4", "DSP_BCOUT4" ], [ "BRKH_DSP_BCIN5", "DSP_BCOUT5" ], [ "BRKH_DSP_BCIN6", "DSP_BCOUT6" ], [ "BRKH_DSP_BCIN7", "DSP_BCOUT7" ], [ "BRKH_DSP_BCIN8", "DSP_BCOUT8" ], [ "BRKH_DSP_BCIN9", "DSP_BCOUT9" ], [ "BRKH_DSP_BCIN10", "DSP_BCOUT10" ], [ "BRKH_DSP_BCIN11", "DSP_BCOUT11" ], [ "BRKH_DSP_BCIN12", "DSP_BCOUT12" ], [ "BRKH_DSP_BCIN13", "DSP_BCOUT13" ], [ "BRKH_DSP_BCIN14", "DSP_BCOUT14" ], [ "BRKH_DSP_BCIN15", "DSP_BCOUT15" ], [ "BRKH_DSP_BCIN16", "DSP_BCOUT16" ], [ "BRKH_DSP_BCIN17", "DSP_BCOUT17" ], [ "BRKH_DSP_CARRYCASCIN", "DSP_CARRYCASCOUT" ], [ "BRKH_DSP_MULTSIGNIN", "DSP_MULTSIGNOUT" ], [ "BRKH_DSP_PCIN0", "DSP_PCOUT0" ], [ "BRKH_DSP_PCIN1", "DSP_PCOUT1" ], [ "BRKH_DSP_PCIN2", "DSP_PCOUT2" ], [ "BRKH_DSP_PCIN3", "DSP_PCOUT3" ], [ "BRKH_DSP_PCIN4", "DSP_PCOUT4" ], [ "BRKH_DSP_PCIN5", "DSP_PCOUT5" ], [ "BRKH_DSP_PCIN6", "DSP_PCOUT6" ], [ "BRKH_DSP_PCIN7", "DSP_PCOUT7" ], [ "BRKH_DSP_PCIN8", "DSP_PCOUT8" ], [ "BRKH_DSP_PCIN9", "DSP_PCOUT9" ], [ "BRKH_DSP_PCIN10", "DSP_PCOUT10" ], [ "BRKH_DSP_PCIN11", "DSP_PCOUT11" ], [ "BRKH_DSP_PCIN12", "DSP_PCOUT12" ], [ "BRKH_DSP_PCIN13", "DSP_PCOUT13" ], [ "BRKH_DSP_PCIN14", "DSP_PCOUT14" ], [ "BRKH_DSP_PCIN15", "DSP_PCOUT15" ], [ "BRKH_DSP_PCIN16", "DSP_PCOUT16" ], [ "BRKH_DSP_PCIN17", "DSP_PCOUT17" ], [ "BRKH_DSP_PCIN18", "DSP_PCOUT18" ], [ "BRKH_DSP_PCIN19", "DSP_PCOUT19" ], [ "BRKH_DSP_PCIN20", "DSP_PCOUT20" ], [ "BRKH_DSP_PCIN21", "DSP_PCOUT21" ], [ "BRKH_DSP_PCIN22", "DSP_PCOUT22" ], [ "BRKH_DSP_PCIN23", "DSP_PCOUT23" ], [ "BRKH_DSP_PCIN24", "DSP_PCOUT24" ], [ "BRKH_DSP_PCIN25", "DSP_PCOUT25" ], [ "BRKH_DSP_PCIN26", "DSP_PCOUT26" ], [ "BRKH_DSP_PCIN27", "DSP_PCOUT27" ], [ "BRKH_DSP_PCIN28", "DSP_PCOUT28" ], [ "BRKH_DSP_PCIN29", "DSP_PCOUT29" ], [ "BRKH_DSP_PCIN30", "DSP_PCOUT30" ], [ "BRKH_DSP_PCIN31", "DSP_PCOUT31" ], [ "BRKH_DSP_PCIN32", "DSP_PCOUT32" ], [ "BRKH_DSP_PCIN33", "DSP_PCOUT33" ], [ "BRKH_DSP_PCIN34", "DSP_PCOUT34" ], [ "BRKH_DSP_PCIN35", "DSP_PCOUT35" ], [ "BRKH_DSP_PCIN36", "DSP_PCOUT36" ], [ "BRKH_DSP_PCIN37", "DSP_PCOUT37" ], [ "BRKH_DSP_PCIN38", "DSP_PCOUT38" ], [ "BRKH_DSP_PCIN39", "DSP_PCOUT39" ], [ "BRKH_DSP_PCIN40", "DSP_PCOUT40" ], [ "BRKH_DSP_PCIN41", "DSP_PCOUT41" ], [ "BRKH_DSP_PCIN42", "DSP_PCOUT42" ], [ "BRKH_DSP_PCIN43", "DSP_PCOUT43" ], [ "BRKH_DSP_PCIN44", "DSP_PCOUT44" ], [ "BRKH_DSP_PCIN45", "DSP_PCOUT45" ], [ "BRKH_DSP_PCIN46", "DSP_PCOUT46" ], [ "BRKH_DSP_PCIN47", "DSP_PCOUT47" ] ] }, { "grid_deltas": [ 0, -6 ], "tile_types": [ "BRKH_GTX", "GTX_CHANNEL_0" ], "wire_pairs": [ [ "BRKH_GTX_NORTHREFCLK0_UPPER", "GTXE2_CHANNEL_NORTHREFCLK0" ], [ "BRKH_GTX_NORTHREFCLK1_UPPER", "GTXE2_CHANNEL_NORTHREFCLK1" ], [ "BRKH_GTX_REFCLK0_UPPER", "GTXE2_CHANNEL_REFCLK0" ], [ "BRKH_GTX_REFCLK1_UPPER", "GTXE2_CHANNEL_REFCLK1" ], [ "BRKH_GTX_SOUTHREFCLK0_UPPER", "GTXE2_CHANNEL_SOUTHREFCLK0" ], [ "BRKH_GTX_SOUTHREFCLK1_UPPER", "GTXE2_CHANNEL_SOUTHREFCLK1" ] ] }, { "grid_deltas": [ 0, 6 ], "tile_types": [ "BRKH_GTX", "GTX_CHANNEL_3" ], "wire_pairs": [ [ "BRKH_GTX_NORTHREFCLK0_LOWER", "GTXE2_CHANNEL_NORTHREFCLK0" ], [ "BRKH_GTX_NORTHREFCLK1_LOWER", "GTXE2_CHANNEL_NORTHREFCLK1" ], [ "BRKH_GTX_REFCLK0_LOWER", "GTXE2_CHANNEL_REFCLK0" ], [ "BRKH_GTX_REFCLK1_LOWER", "GTXE2_CHANNEL_REFCLK1" ], [ "BRKH_GTX_SOUTHREFCLK0_LOWER", "GTXE2_CHANNEL_SOUTHREFCLK0" ], [ "BRKH_GTX_SOUTHREFCLK1_LOWER", "GTXE2_CHANNEL_SOUTHREFCLK1" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_INT", "INT_L" ], "wire_pairs": [ [ "BRKH_INT_BYP_BOUNCE2", "BYP_BOUNCE_N3_2" ], [ "BRKH_INT_BYP_BOUNCE3", "BYP_BOUNCE_N3_3" ], [ "BRKH_INT_BYP_BOUNCE6", "BYP_BOUNCE_N3_6" ], [ "BRKH_INT_BYP_BOUNCE7", "BYP_BOUNCE_N3_7" ], [ "BRKH_INT_EL1BEG3", "EL1BEG_N3" ], [ "BRKH_INT_EL1END_S3_0", "EL1END0" ], [ "BRKH_INT_ER1BEG_S0", "ER1BEG0" ], [ "BRKH_INT_ER1END3", "ER1END_N3_3" ], [ "BRKH_INT_FAN_BOUNCE_S3_0", "FAN_BOUNCE0" ], [ "BRKH_INT_FAN_BOUNCE_S3_2", "FAN_BOUNCE2" ], [ "BRKH_INT_FAN_BOUNCE_S3_4", "FAN_BOUNCE4" ], [ "BRKH_INT_FAN_BOUNCE_S3_6", "FAN_BOUNCE6" ], [ "BRKH_INT_LVB_L1", "LVB_L1" ], [ "BRKH_INT_LVB_L2", "LVB_L2" ], [ "BRKH_INT_LVB_L3", "LVB_L3" ], [ "BRKH_INT_LVB_L4", "LVB_L4" ], [ "BRKH_INT_LVB_L5", "LVB_L5" ], [ "BRKH_INT_LVB_L6", "LVB_L6" ], [ "BRKH_INT_LVB_L7", "LVB_L7" ], [ "BRKH_INT_LVB_L8", "LVB_L8" ], [ "BRKH_INT_LVB_L9", "LVB_L9" ], [ "BRKH_INT_LVB_L10", "LVB_L10" ], [ "BRKH_INT_LVB_L11", "LVB_L11" ], [ "BRKH_INT_LVB_L12", "LVB_L12" ], [ "BRKH_INT_L_LV0", "LV_L1" ], [ "BRKH_INT_L_LV1", "LV_L2" ], [ "BRKH_INT_L_LV2", "LV_L3" ], [ "BRKH_INT_L_LV3", "LV_L4" ], [ "BRKH_INT_L_LV4", "LV_L5" ], [ "BRKH_INT_L_LV5", "LV_L6" ], [ "BRKH_INT_L_LV6", "LV_L7" ], [ "BRKH_INT_L_LV7", "LV_L8" ], [ "BRKH_INT_L_LV8", "LV_L9" ], [ "BRKH_INT_L_LV9", "LV_L10" ], [ "BRKH_INT_L_LV10", "LV_L11" ], [ "BRKH_INT_L_LV11", "LV_L12" ], [ "BRKH_INT_L_LV12", "LV_L13" ], [ "BRKH_INT_L_LV13", "LV_L14" ], [ "BRKH_INT_L_LV14", "LV_L15" ], [ "BRKH_INT_L_LV15", "LV_L16" ], [ "BRKH_INT_L_LV16", "LV_L17" ], [ "BRKH_INT_L_LV17", "LV_L18" ], [ "BRKH_INT_NE2BEG0", "NE2A0" ], [ "BRKH_INT_NE2BEG1", "NE2A1" ], [ "BRKH_INT_NE2BEG2", "NE2A2" ], [ "BRKH_INT_NE2BEG3", "NE2A3" ], [ "BRKH_INT_NE2END_S3_0", "NE2END0" ], [ "BRKH_INT_NE6A0", "NE6B0" ], [ "BRKH_INT_NE6A1", "NE6B1" ], [ "BRKH_INT_NE6A2", "NE6B2" ], [ "BRKH_INT_NE6A3", "NE6B3" ], [ "BRKH_INT_NE6B0", "NE6C0" ], [ "BRKH_INT_NE6B1", "NE6C1" ], [ "BRKH_INT_NE6B2", "NE6C2" ], [ "BRKH_INT_NE6B3", "NE6C3" ], [ "BRKH_INT_NE6C0", "NE6D0" ], [ "BRKH_INT_NE6C1", "NE6D1" ], [ "BRKH_INT_NE6C2", "NE6D2" ], [ "BRKH_INT_NE6C3", "NE6D3" ], [ "BRKH_INT_NE6D0", "NE6E0" ], [ "BRKH_INT_NE6D1", "NE6E1" ], [ "BRKH_INT_NE6D2", "NE6E2" ], [ "BRKH_INT_NE6D3", "NE6E3" ], [ "BRKH_INT_NL1BEG0_SLOW", "NL1END0" ], [ "BRKH_INT_NL1BEG1_SLOW", "NL1END1" ], [ "BRKH_INT_NL1BEG2_SLOW", "NL1END2" ], [ "BRKH_INT_NL1END_S3_0", "NL1END0" ], [ "BRKH_INT_NN2A0", "NN2END0" ], [ "BRKH_INT_NN2A1", "NN2END1" ], [ "BRKH_INT_NN2A2", "NN2END2" ], [ "BRKH_INT_NN2A3", "NN2END3" ], [ "BRKH_INT_NN2BEG0", "NN2A0" ], [ "BRKH_INT_NN2BEG1", "NN2A1" ], [ "BRKH_INT_NN2BEG2", "NN2A2" ], [ "BRKH_INT_NN2BEG3", "NN2A3" ], [ "BRKH_INT_NN2END_S2_0", "NN2END0" ], [ "BRKH_INT_NN6A0", "NN6B0" ], [ "BRKH_INT_NN6A1", "NN6B1" ], [ "BRKH_INT_NN6A2", "NN6B2" ], [ "BRKH_INT_NN6A3", "NN6B3" ], [ "BRKH_INT_NN6B0", "NN6C0" ], [ "BRKH_INT_NN6B1", "NN6C1" ], [ "BRKH_INT_NN6B2", "NN6C2" ], [ "BRKH_INT_NN6B3", "NN6C3" ], [ "BRKH_INT_NN6BEG0", "NN6A0" ], [ "BRKH_INT_NN6BEG1", "NN6A1" ], [ "BRKH_INT_NN6BEG2", "NN6A2" ], [ "BRKH_INT_NN6BEG3", "NN6A3" ], [ "BRKH_INT_NN6C0", "NN6D0" ], [ "BRKH_INT_NN6C1", "NN6D1" ], [ "BRKH_INT_NN6C2", "NN6D2" ], [ "BRKH_INT_NN6C3", "NN6D3" ], [ "BRKH_INT_NN6D0", "NN6E0" ], [ "BRKH_INT_NN6D1", "NN6E1" ], [ "BRKH_INT_NN6D2", "NN6E2" ], [ "BRKH_INT_NN6D3", "NN6E3" ], [ "BRKH_INT_NN6E0", "NN6END0" ], [ "BRKH_INT_NN6E1", "NN6END1" ], [ "BRKH_INT_NN6E2", "NN6END2" ], [ "BRKH_INT_NN6E3", "NN6END3" ], [ "BRKH_INT_NN6END_S1_0", "NN6END0" ], [ "BRKH_INT_NR1BEG0_SLOW", "NR1END0" ], [ "BRKH_INT_NR1BEG1_SLOW", "NR1END1" ], [ "BRKH_INT_NR1BEG2_SLOW", "NR1END2" ], [ "BRKH_INT_NR1BEG3_SLOW", "NR1END3" ], [ "BRKH_INT_NW2BEG0", "NW2A0" ], [ "BRKH_INT_NW2BEG1", "NW2A1" ], [ "BRKH_INT_NW2BEG2", "NW2A2" ], [ "BRKH_INT_NW2BEG3", "NW2A3" ], [ "BRKH_INT_NW2END_S0_0", "NW2END0" ], [ "BRKH_INT_NW6A0", "NW6B0" ], [ "BRKH_INT_NW6A1", "NW6B1" ], [ "BRKH_INT_NW6A2", "NW6B2" ], [ "BRKH_INT_NW6A3", "NW6B3" ], [ "BRKH_INT_NW6B0", "NW6C0" ], [ "BRKH_INT_NW6B1", "NW6C1" ], [ "BRKH_INT_NW6B2", "NW6C2" ], [ "BRKH_INT_NW6B3", "NW6C3" ], [ "BRKH_INT_NW6C0", "NW6D0" ], [ "BRKH_INT_NW6C1", "NW6D1" ], [ "BRKH_INT_NW6C2", "NW6D2" ], [ "BRKH_INT_NW6C3", "NW6D3" ], [ "BRKH_INT_NW6D0", "NW6E0" ], [ "BRKH_INT_NW6D1", "NW6E1" ], [ "BRKH_INT_NW6D2", "NW6E2" ], [ "BRKH_INT_NW6D3", "NW6E3" ], [ "BRKH_INT_NW6END_S0_0", "NW6END0" ], [ "BRKH_INT_SE2A0", "SE2BEG0" ], [ "BRKH_INT_SE2A1", "SE2BEG1" ], [ "BRKH_INT_SE2A2", "SE2BEG2" ], [ "BRKH_INT_SE2A3", "SE2BEG3" ], [ "BRKH_INT_SE6B0", "SE6A0" ], [ "BRKH_INT_SE6B1", "SE6A1" ], [ "BRKH_INT_SE6B2", "SE6A2" ], [ "BRKH_INT_SE6B3", "SE6A3" ], [ "BRKH_INT_SE6C0", "SE6B0" ], [ "BRKH_INT_SE6C1", "SE6B1" ], [ "BRKH_INT_SE6C2", "SE6B2" ], [ "BRKH_INT_SE6C3", "SE6B3" ], [ "BRKH_INT_SE6D0", "SE6C0" ], [ "BRKH_INT_SE6D1", "SE6C1" ], [ "BRKH_INT_SE6D2", "SE6C2" ], [ "BRKH_INT_SE6D3", "SE6C3" ], [ "BRKH_INT_SE6E0", "SE6D0" ], [ "BRKH_INT_SE6E1", "SE6D1" ], [ "BRKH_INT_SE6E2", "SE6D2" ], [ "BRKH_INT_SE6E3", "SE6D3" ], [ "BRKH_INT_SL1END0_SLOW", "SL1BEG0" ], [ "BRKH_INT_SL1END1_SLOW", "SL1BEG1" ], [ "BRKH_INT_SL1END2_SLOW", "SL1BEG2" ], [ "BRKH_INT_SL1END3_SLOW", "SL1BEG3" ], [ "BRKH_INT_SR1END1_SLOW", "SR1BEG1" ], [ "BRKH_INT_SR1END2_SLOW", "SR1BEG2" ], [ "BRKH_INT_SR1END3_SLOW", "SR1BEG3" ], [ "BRKH_INT_SR1END_N3_3", "SR1END_N3_3" ], [ "BRKH_INT_SS2A0", "SS2BEG0" ], [ "BRKH_INT_SS2A1", "SS2BEG1" ], [ "BRKH_INT_SS2A2", "SS2BEG2" ], [ "BRKH_INT_SS2A3", "SS2BEG3" ], [ "BRKH_INT_SS2END0", "SS2A0" ], [ "BRKH_INT_SS2END1", "SS2A1" ], [ "BRKH_INT_SS2END2", "SS2A2" ], [ "BRKH_INT_SS2END3", "SS2A3" ], [ "BRKH_INT_SS2END_N0_3", "SS2END_N0_3" ], [ "BRKH_INT_SS6A0", "SS6BEG0" ], [ "BRKH_INT_SS6A1", "SS6BEG1" ], [ "BRKH_INT_SS6A2", "SS6BEG2" ], [ "BRKH_INT_SS6A3", "SS6BEG3" ], [ "BRKH_INT_SS6B0", "SS6A0" ], [ "BRKH_INT_SS6B1", "SS6A1" ], [ "BRKH_INT_SS6B2", "SS6A2" ], [ "BRKH_INT_SS6B3", "SS6A3" ], [ "BRKH_INT_SS6C0", "SS6B0" ], [ "BRKH_INT_SS6C1", "SS6B1" ], [ "BRKH_INT_SS6C2", "SS6B2" ], [ "BRKH_INT_SS6C3", "SS6B3" ], [ "BRKH_INT_SS6D0", "SS6C0" ], [ "BRKH_INT_SS6D1", "SS6C1" ], [ "BRKH_INT_SS6D2", "SS6C2" ], [ "BRKH_INT_SS6D3", "SS6C3" ], [ "BRKH_INT_SS6E0", "SS6D0" ], [ "BRKH_INT_SS6E1", "SS6D1" ], [ "BRKH_INT_SS6E2", "SS6D2" ], [ "BRKH_INT_SS6E3", "SS6D3" ], [ "BRKH_INT_SS6END0", "SS6E0" ], [ "BRKH_INT_SS6END1", "SS6E1" ], [ "BRKH_INT_SS6END2", "SS6E2" ], [ "BRKH_INT_SS6END3", "SS6E3" ], [ "BRKH_INT_SS6END_N0_3", "SS6END_N0_3" ], [ "BRKH_INT_SW2A0", "SW2BEG0" ], [ "BRKH_INT_SW2A1", "SW2BEG1" ], [ "BRKH_INT_SW2A2", "SW2BEG2" ], [ "BRKH_INT_SW2A3", "SW2BEG3" ], [ "BRKH_INT_SW2END3", "SW2END_N0_3" ], [ "BRKH_INT_SW6B0", "SW6A0" ], [ "BRKH_INT_SW6B1", "SW6A1" ], [ "BRKH_INT_SW6B2", "SW6A2" ], [ "BRKH_INT_SW6B3", "SW6A3" ], [ "BRKH_INT_SW6C0", "SW6B0" ], [ "BRKH_INT_SW6C1", "SW6B1" ], [ "BRKH_INT_SW6C2", "SW6B2" ], [ "BRKH_INT_SW6C3", "SW6B3" ], [ "BRKH_INT_SW6D0", "SW6C0" ], [ "BRKH_INT_SW6D1", "SW6C1" ], [ "BRKH_INT_SW6D2", "SW6C2" ], [ "BRKH_INT_SW6D3", "SW6C3" ], [ "BRKH_INT_SW6E0", "SW6D0" ], [ "BRKH_INT_SW6E1", "SW6D1" ], [ "BRKH_INT_SW6E2", "SW6D2" ], [ "BRKH_INT_SW6E3", "SW6D3" ], [ "BRKH_INT_SW6END3", "SW6END_N0_3" ], [ "BRKH_INT_WL1BEG3", "WL1BEG_N3" ], [ "BRKH_INT_WL1END3", "WL1END_N1_3" ], [ "BRKH_INT_WR1BEG_S0", "WR1BEG0" ], [ "BRKH_INT_WR1END_S1_0", "WR1END0" ], [ "BRKH_INT_WW2END3", "WW2END_N0_3" ], [ "BRKH_INT_WW4END_S0_0", "WW4END0" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_INT", "INT_L" ], "wire_pairs": [ [ "BRKH_INT_BYP_BOUNCE2", "BYP_BOUNCE2" ], [ "BRKH_INT_BYP_BOUNCE3", "BYP_BOUNCE3" ], [ "BRKH_INT_BYP_BOUNCE6", "BYP_BOUNCE6" ], [ "BRKH_INT_BYP_BOUNCE7", "BYP_BOUNCE7" ], [ "BRKH_INT_EL1BEG3", "EL1BEG3" ], [ "BRKH_INT_EL1END_S3_0", "EL1END_S3_0" ], [ "BRKH_INT_ER1BEG_S0", "ER1BEG_S0" ], [ "BRKH_INT_ER1END3", "ER1END3" ], [ "BRKH_INT_FAN_BOUNCE_S3_0", "FAN_BOUNCE_S3_0" ], [ "BRKH_INT_FAN_BOUNCE_S3_2", "FAN_BOUNCE_S3_2" ], [ "BRKH_INT_FAN_BOUNCE_S3_4", "FAN_BOUNCE_S3_4" ], [ "BRKH_INT_FAN_BOUNCE_S3_6", "FAN_BOUNCE_S3_6" ], [ "BRKH_INT_LVB_L1", "LVB_L0" ], [ "BRKH_INT_LVB_L2", "LVB_L1" ], [ "BRKH_INT_LVB_L3", "LVB_L2" ], [ "BRKH_INT_LVB_L4", "LVB_L3" ], [ "BRKH_INT_LVB_L5", "LVB_L4" ], [ "BRKH_INT_LVB_L6", "LVB_L5" ], [ "BRKH_INT_LVB_L7", "LVB_L6" ], [ "BRKH_INT_LVB_L8", "LVB_L7" ], [ "BRKH_INT_LVB_L9", "LVB_L8" ], [ "BRKH_INT_LVB_L10", "LVB_L9" ], [ "BRKH_INT_LVB_L11", "LVB_L10" ], [ "BRKH_INT_LVB_L12", "LVB_L11" ], [ "BRKH_INT_L_LV0", "LV_L0" ], [ "BRKH_INT_L_LV1", "LV_L1" ], [ "BRKH_INT_L_LV2", "LV_L2" ], [ "BRKH_INT_L_LV3", "LV_L3" ], [ "BRKH_INT_L_LV4", "LV_L4" ], [ "BRKH_INT_L_LV5", "LV_L5" ], [ "BRKH_INT_L_LV6", "LV_L6" ], [ "BRKH_INT_L_LV7", "LV_L7" ], [ "BRKH_INT_L_LV8", "LV_L8" ], [ "BRKH_INT_L_LV9", "LV_L9" ], [ "BRKH_INT_L_LV10", "LV_L10" ], [ "BRKH_INT_L_LV11", "LV_L11" ], [ "BRKH_INT_L_LV12", "LV_L12" ], [ "BRKH_INT_L_LV13", "LV_L13" ], [ "BRKH_INT_L_LV14", "LV_L14" ], [ "BRKH_INT_L_LV15", "LV_L15" ], [ "BRKH_INT_L_LV16", "LV_L16" ], [ "BRKH_INT_L_LV17", "LV_L17" ], [ "BRKH_INT_NE2BEG0", "NE2BEG0" ], [ "BRKH_INT_NE2BEG1", "NE2BEG1" ], [ "BRKH_INT_NE2BEG2", "NE2BEG2" ], [ "BRKH_INT_NE2BEG3", "NE2BEG3" ], [ "BRKH_INT_NE2END_S3_0", "NE2END_S3_0" ], [ "BRKH_INT_NE6A0", "NE6A0" ], [ "BRKH_INT_NE6A1", "NE6A1" ], [ "BRKH_INT_NE6A2", "NE6A2" ], [ "BRKH_INT_NE6A3", "NE6A3" ], [ "BRKH_INT_NE6B0", "NE6B0" ], [ "BRKH_INT_NE6B1", "NE6B1" ], [ "BRKH_INT_NE6B2", "NE6B2" ], [ "BRKH_INT_NE6B3", "NE6B3" ], [ "BRKH_INT_NE6C0", "NE6C0" ], [ "BRKH_INT_NE6C1", "NE6C1" ], [ "BRKH_INT_NE6C2", "NE6C2" ], [ "BRKH_INT_NE6C3", "NE6C3" ], [ "BRKH_INT_NE6D0", "NE6D0" ], [ "BRKH_INT_NE6D1", "NE6D1" ], [ "BRKH_INT_NE6D2", "NE6D2" ], [ "BRKH_INT_NE6D3", "NE6D3" ], [ "BRKH_INT_NL1BEG0", "NL1BEG0" ], [ "BRKH_INT_NL1BEG1", "NL1BEG1" ], [ "BRKH_INT_NL1BEG2", "NL1BEG2" ], [ "BRKH_INT_NL1END_S3_0", "NL1END_S3_0" ], [ "BRKH_INT_NN2A0", "NN2A0" ], [ "BRKH_INT_NN2A1", "NN2A1" ], [ "BRKH_INT_NN2A2", "NN2A2" ], [ "BRKH_INT_NN2A3", "NN2A3" ], [ "BRKH_INT_NN2BEG0", "NN2BEG0" ], [ "BRKH_INT_NN2BEG1", "NN2BEG1" ], [ "BRKH_INT_NN2BEG2", "NN2BEG2" ], [ "BRKH_INT_NN2BEG3", "NN2BEG3" ], [ "BRKH_INT_NN2END_S2_0", "NN2END_S2_0" ], [ "BRKH_INT_NN6A0", "NN6A0" ], [ "BRKH_INT_NN6A1", "NN6A1" ], [ "BRKH_INT_NN6A2", "NN6A2" ], [ "BRKH_INT_NN6A3", "NN6A3" ], [ "BRKH_INT_NN6B0", "NN6B0" ], [ "BRKH_INT_NN6B1", "NN6B1" ], [ "BRKH_INT_NN6B2", "NN6B2" ], [ "BRKH_INT_NN6B3", "NN6B3" ], [ "BRKH_INT_NN6BEG0", "NN6BEG0" ], [ "BRKH_INT_NN6BEG1", "NN6BEG1" ], [ "BRKH_INT_NN6BEG2", "NN6BEG2" ], [ "BRKH_INT_NN6BEG3", "NN6BEG3" ], [ "BRKH_INT_NN6C0", "NN6C0" ], [ "BRKH_INT_NN6C1", "NN6C1" ], [ "BRKH_INT_NN6C2", "NN6C2" ], [ "BRKH_INT_NN6C3", "NN6C3" ], [ "BRKH_INT_NN6D0", "NN6D0" ], [ "BRKH_INT_NN6D1", "NN6D1" ], [ "BRKH_INT_NN6D2", "NN6D2" ], [ "BRKH_INT_NN6D3", "NN6D3" ], [ "BRKH_INT_NN6E0", "NN6E0" ], [ "BRKH_INT_NN6E1", "NN6E1" ], [ "BRKH_INT_NN6E2", "NN6E2" ], [ "BRKH_INT_NN6E3", "NN6E3" ], [ "BRKH_INT_NN6END_S1_0", "NN6END_S1_0" ], [ "BRKH_INT_NR1BEG0", "NR1BEG0" ], [ "BRKH_INT_NR1BEG1", "NR1BEG1" ], [ "BRKH_INT_NR1BEG2", "NR1BEG2" ], [ "BRKH_INT_NR1BEG3", "NR1BEG3" ], [ "BRKH_INT_NW2BEG0", "NW2BEG0" ], [ "BRKH_INT_NW2BEG1", "NW2BEG1" ], [ "BRKH_INT_NW2BEG2", "NW2BEG2" ], [ "BRKH_INT_NW2BEG3", "NW2BEG3" ], [ "BRKH_INT_NW2END_S0_0", "NW2END_S0_0" ], [ "BRKH_INT_NW6A0", "NW6A0" ], [ "BRKH_INT_NW6A1", "NW6A1" ], [ "BRKH_INT_NW6A2", "NW6A2" ], [ "BRKH_INT_NW6A3", "NW6A3" ], [ "BRKH_INT_NW6B0", "NW6B0" ], [ "BRKH_INT_NW6B1", "NW6B1" ], [ "BRKH_INT_NW6B2", "NW6B2" ], [ "BRKH_INT_NW6B3", "NW6B3" ], [ "BRKH_INT_NW6C0", "NW6C0" ], [ "BRKH_INT_NW6C1", "NW6C1" ], [ "BRKH_INT_NW6C2", "NW6C2" ], [ "BRKH_INT_NW6C3", "NW6C3" ], [ "BRKH_INT_NW6D0", "NW6D0" ], [ "BRKH_INT_NW6D1", "NW6D1" ], [ "BRKH_INT_NW6D2", "NW6D2" ], [ "BRKH_INT_NW6D3", "NW6D3" ], [ "BRKH_INT_NW6END_S0_0", "NW6END_S0_0" ], [ "BRKH_INT_SE2A0", "SE2A0" ], [ "BRKH_INT_SE2A1", "SE2A1" ], [ "BRKH_INT_SE2A2", "SE2A2" ], [ "BRKH_INT_SE2A3", "SE2A3" ], [ "BRKH_INT_SE6B0", "SE6B0" ], [ "BRKH_INT_SE6B1", "SE6B1" ], [ "BRKH_INT_SE6B2", "SE6B2" ], [ "BRKH_INT_SE6B3", "SE6B3" ], [ "BRKH_INT_SE6C0", "SE6C0" ], [ "BRKH_INT_SE6C1", "SE6C1" ], [ "BRKH_INT_SE6C2", "SE6C2" ], [ "BRKH_INT_SE6C3", "SE6C3" ], [ "BRKH_INT_SE6D0", "SE6D0" ], [ "BRKH_INT_SE6D1", "SE6D1" ], [ "BRKH_INT_SE6D2", "SE6D2" ], [ "BRKH_INT_SE6D3", "SE6D3" ], [ "BRKH_INT_SE6E0", "SE6E0" ], [ "BRKH_INT_SE6E1", "SE6E1" ], [ "BRKH_INT_SE6E2", "SE6E2" ], [ "BRKH_INT_SE6E3", "SE6E3" ], [ "BRKH_INT_SL1END0", "SL1END0" ], [ "BRKH_INT_SL1END1", "SL1END1" ], [ "BRKH_INT_SL1END2", "SL1END2" ], [ "BRKH_INT_SL1END3", "SL1END3" ], [ "BRKH_INT_SR1END1", "SR1END1" ], [ "BRKH_INT_SR1END2", "SR1END2" ], [ "BRKH_INT_SR1END3", "SR1END3" ], [ "BRKH_INT_SR1END_N3_3", "SR1END3" ], [ "BRKH_INT_SS2A0", "SS2A0" ], [ "BRKH_INT_SS2A1", "SS2A1" ], [ "BRKH_INT_SS2A2", "SS2A2" ], [ "BRKH_INT_SS2A3", "SS2A3" ], [ "BRKH_INT_SS2END0", "SS2END0" ], [ "BRKH_INT_SS2END1", "SS2END1" ], [ "BRKH_INT_SS2END2", "SS2END2" ], [ "BRKH_INT_SS2END3", "SS2END3" ], [ "BRKH_INT_SS2END_N0_3", "SS2END3" ], [ "BRKH_INT_SS6A0", "SS6A0" ], [ "BRKH_INT_SS6A1", "SS6A1" ], [ "BRKH_INT_SS6A2", "SS6A2" ], [ "BRKH_INT_SS6A3", "SS6A3" ], [ "BRKH_INT_SS6B0", "SS6B0" ], [ "BRKH_INT_SS6B1", "SS6B1" ], [ "BRKH_INT_SS6B2", "SS6B2" ], [ "BRKH_INT_SS6B3", "SS6B3" ], [ "BRKH_INT_SS6C0", "SS6C0" ], [ "BRKH_INT_SS6C1", "SS6C1" ], [ "BRKH_INT_SS6C2", "SS6C2" ], [ "BRKH_INT_SS6C3", "SS6C3" ], [ "BRKH_INT_SS6D0", "SS6D0" ], [ "BRKH_INT_SS6D1", "SS6D1" ], [ "BRKH_INT_SS6D2", "SS6D2" ], [ "BRKH_INT_SS6D3", "SS6D3" ], [ "BRKH_INT_SS6E0", "SS6E0" ], [ "BRKH_INT_SS6E1", "SS6E1" ], [ "BRKH_INT_SS6E2", "SS6E2" ], [ "BRKH_INT_SS6E3", "SS6E3" ], [ "BRKH_INT_SS6END0", "SS6END0" ], [ "BRKH_INT_SS6END1", "SS6END1" ], [ "BRKH_INT_SS6END2", "SS6END2" ], [ "BRKH_INT_SS6END3", "SS6END3" ], [ "BRKH_INT_SS6END_N0_3", "SS6END3" ], [ "BRKH_INT_SW2A0", "SW2A0" ], [ "BRKH_INT_SW2A1", "SW2A1" ], [ "BRKH_INT_SW2A2", "SW2A2" ], [ "BRKH_INT_SW2A3", "SW2A3" ], [ "BRKH_INT_SW2END3", "SW2END3" ], [ "BRKH_INT_SW6B0", "SW6B0" ], [ "BRKH_INT_SW6B1", "SW6B1" ], [ "BRKH_INT_SW6B2", "SW6B2" ], [ "BRKH_INT_SW6B3", "SW6B3" ], [ "BRKH_INT_SW6C0", "SW6C0" ], [ "BRKH_INT_SW6C1", "SW6C1" ], [ "BRKH_INT_SW6C2", "SW6C2" ], [ "BRKH_INT_SW6C3", "SW6C3" ], [ "BRKH_INT_SW6D0", "SW6D0" ], [ "BRKH_INT_SW6D1", "SW6D1" ], [ "BRKH_INT_SW6D2", "SW6D2" ], [ "BRKH_INT_SW6D3", "SW6D3" ], [ "BRKH_INT_SW6E0", "SW6E0" ], [ "BRKH_INT_SW6E1", "SW6E1" ], [ "BRKH_INT_SW6E2", "SW6E2" ], [ "BRKH_INT_SW6E3", "SW6E3" ], [ "BRKH_INT_SW6END3", "SW6END3" ], [ "BRKH_INT_WL1BEG3", "WL1BEG3" ], [ "BRKH_INT_WL1END3", "WL1END3" ], [ "BRKH_INT_WR1BEG_S0", "WR1BEG_S0" ], [ "BRKH_INT_WR1END_S1_0", "WR1END_S1_0" ], [ "BRKH_INT_WW2END3", "WW2END3" ], [ "BRKH_INT_WW4END_S0_0", "WW4END_S0_0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "BRKH_INT", "INT_R" ], "wire_pairs": [ [ "BRKH_INT_BYP_BOUNCE2", "BYP_BOUNCE_N3_2" ], [ "BRKH_INT_BYP_BOUNCE3", "BYP_BOUNCE_N3_3" ], [ "BRKH_INT_BYP_BOUNCE6", "BYP_BOUNCE_N3_6" ], [ "BRKH_INT_BYP_BOUNCE7", "BYP_BOUNCE_N3_7" ], [ "BRKH_INT_EL1BEG3", "EL1BEG_N3" ], [ "BRKH_INT_EL1END_S3_0", "EL1END0" ], [ "BRKH_INT_ER1BEG_S0", "ER1BEG0" ], [ "BRKH_INT_ER1END3", "ER1END_N3_3" ], [ "BRKH_INT_FAN_BOUNCE_S3_0", "FAN_BOUNCE0" ], [ "BRKH_INT_FAN_BOUNCE_S3_2", "FAN_BOUNCE2" ], [ "BRKH_INT_FAN_BOUNCE_S3_4", "FAN_BOUNCE4" ], [ "BRKH_INT_FAN_BOUNCE_S3_6", "FAN_BOUNCE6" ], [ "BRKH_INT_LV0", "LV1" ], [ "BRKH_INT_LV1", "LV2" ], [ "BRKH_INT_LV2", "LV3" ], [ "BRKH_INT_LV3", "LV4" ], [ "BRKH_INT_LV4", "LV5" ], [ "BRKH_INT_LV5", "LV6" ], [ "BRKH_INT_LV6", "LV7" ], [ "BRKH_INT_LV7", "LV8" ], [ "BRKH_INT_LV8", "LV9" ], [ "BRKH_INT_LV9", "LV10" ], [ "BRKH_INT_LV10", "LV11" ], [ "BRKH_INT_LV11", "LV12" ], [ "BRKH_INT_LV12", "LV13" ], [ "BRKH_INT_LV13", "LV14" ], [ "BRKH_INT_LV14", "LV15" ], [ "BRKH_INT_LV15", "LV16" ], [ "BRKH_INT_LV16", "LV17" ], [ "BRKH_INT_LV17", "LV18" ], [ "BRKH_INT_LVB1", "LVB1" ], [ "BRKH_INT_LVB2", "LVB2" ], [ "BRKH_INT_LVB3", "LVB3" ], [ "BRKH_INT_LVB4", "LVB4" ], [ "BRKH_INT_LVB5", "LVB5" ], [ "BRKH_INT_LVB6", "LVB6" ], [ "BRKH_INT_LVB7", "LVB7" ], [ "BRKH_INT_LVB8", "LVB8" ], [ "BRKH_INT_LVB9", "LVB9" ], [ "BRKH_INT_LVB10", "LVB10" ], [ "BRKH_INT_LVB11", "LVB11" ], [ "BRKH_INT_LVB12", "LVB12" ], [ "BRKH_INT_NE2BEG0", "NE2A0" ], [ "BRKH_INT_NE2BEG1", "NE2A1" ], [ "BRKH_INT_NE2BEG2", "NE2A2" ], [ "BRKH_INT_NE2BEG3", "NE2A3" ], [ "BRKH_INT_NE2END_S3_0", "NE2END0" ], [ "BRKH_INT_NE6A0", "NE6B0" ], [ "BRKH_INT_NE6A1", "NE6B1" ], [ "BRKH_INT_NE6A2", "NE6B2" ], [ "BRKH_INT_NE6A3", "NE6B3" ], [ "BRKH_INT_NE6B0", "NE6C0" ], [ "BRKH_INT_NE6B1", "NE6C1" ], [ "BRKH_INT_NE6B2", "NE6C2" ], [ "BRKH_INT_NE6B3", "NE6C3" ], [ "BRKH_INT_NE6C0", "NE6D0" ], [ "BRKH_INT_NE6C1", "NE6D1" ], [ "BRKH_INT_NE6C2", "NE6D2" ], [ "BRKH_INT_NE6C3", "NE6D3" ], [ "BRKH_INT_NE6D0", "NE6E0" ], [ "BRKH_INT_NE6D1", "NE6E1" ], [ "BRKH_INT_NE6D2", "NE6E2" ], [ "BRKH_INT_NE6D3", "NE6E3" ], [ "BRKH_INT_NL1BEG0_SLOW", "NL1END0" ], [ "BRKH_INT_NL1BEG1_SLOW", "NL1END1" ], [ "BRKH_INT_NL1BEG2_SLOW", "NL1END2" ], [ "BRKH_INT_NL1END_S3_0", "NL1END0" ], [ "BRKH_INT_NN2A0", "NN2END0" ], [ "BRKH_INT_NN2A1", "NN2END1" ], [ "BRKH_INT_NN2A2", "NN2END2" ], [ "BRKH_INT_NN2A3", "NN2END3" ], [ "BRKH_INT_NN2BEG0", "NN2A0" ], [ "BRKH_INT_NN2BEG1", "NN2A1" ], [ "BRKH_INT_NN2BEG2", "NN2A2" ], [ "BRKH_INT_NN2BEG3", "NN2A3" ], [ "BRKH_INT_NN2END_S2_0", "NN2END0" ], [ "BRKH_INT_NN6A0", "NN6B0" ], [ "BRKH_INT_NN6A1", "NN6B1" ], [ "BRKH_INT_NN6A2", "NN6B2" ], [ "BRKH_INT_NN6A3", "NN6B3" ], [ "BRKH_INT_NN6B0", "NN6C0" ], [ "BRKH_INT_NN6B1", "NN6C1" ], [ "BRKH_INT_NN6B2", "NN6C2" ], [ "BRKH_INT_NN6B3", "NN6C3" ], [ "BRKH_INT_NN6BEG0", "NN6A0" ], [ "BRKH_INT_NN6BEG1", "NN6A1" ], [ "BRKH_INT_NN6BEG2", "NN6A2" ], [ "BRKH_INT_NN6BEG3", "NN6A3" ], [ "BRKH_INT_NN6C0", "NN6D0" ], [ "BRKH_INT_NN6C1", "NN6D1" ], [ "BRKH_INT_NN6C2", "NN6D2" ], [ "BRKH_INT_NN6C3", "NN6D3" ], [ "BRKH_INT_NN6D0", "NN6E0" ], [ "BRKH_INT_NN6D1", "NN6E1" ], [ "BRKH_INT_NN6D2", "NN6E2" ], [ "BRKH_INT_NN6D3", "NN6E3" ], [ "BRKH_INT_NN6E0", "NN6END0" ], [ "BRKH_INT_NN6E1", "NN6END1" ], [ "BRKH_INT_NN6E2", "NN6END2" ], [ "BRKH_INT_NN6E3", "NN6END3" ], [ "BRKH_INT_NN6END_S1_0", "NN6END0" ], [ "BRKH_INT_NR1BEG0_SLOW", "NR1END0" ], [ "BRKH_INT_NR1BEG1_SLOW", "NR1END1" ], [ "BRKH_INT_NR1BEG2_SLOW", "NR1END2" ], [ "BRKH_INT_NR1BEG3_SLOW", "NR1END3" ], [ "BRKH_INT_NW2BEG0", "NW2A0" ], [ "BRKH_INT_NW2BEG1", "NW2A1" ], [ "BRKH_INT_NW2BEG2", "NW2A2" ], [ "BRKH_INT_NW2BEG3", "NW2A3" ], [ "BRKH_INT_NW2END_S0_0", "NW2END0" ], [ "BRKH_INT_NW6A0", "NW6B0" ], [ "BRKH_INT_NW6A1", "NW6B1" ], [ "BRKH_INT_NW6A2", "NW6B2" ], [ "BRKH_INT_NW6A3", "NW6B3" ], [ "BRKH_INT_NW6B0", "NW6C0" ], [ "BRKH_INT_NW6B1", "NW6C1" ], [ "BRKH_INT_NW6B2", "NW6C2" ], [ "BRKH_INT_NW6B3", "NW6C3" ], [ "BRKH_INT_NW6C0", "NW6D0" ], [ "BRKH_INT_NW6C1", "NW6D1" ], [ "BRKH_INT_NW6C2", "NW6D2" ], [ "BRKH_INT_NW6C3", "NW6D3" ], [ "BRKH_INT_NW6D0", "NW6E0" ], [ "BRKH_INT_NW6D1", "NW6E1" ], [ "BRKH_INT_NW6D2", "NW6E2" ], [ "BRKH_INT_NW6D3", "NW6E3" ], [ "BRKH_INT_NW6END_S0_0", "NW6END0" ], [ "BRKH_INT_SE2A0", "SE2BEG0" ], [ "BRKH_INT_SE2A1", "SE2BEG1" ], [ "BRKH_INT_SE2A2", "SE2BEG2" ], [ "BRKH_INT_SE2A3", "SE2BEG3" ], [ "BRKH_INT_SE6B0", "SE6A0" ], [ "BRKH_INT_SE6B1", "SE6A1" ], [ "BRKH_INT_SE6B2", "SE6A2" ], [ "BRKH_INT_SE6B3", "SE6A3" ], [ "BRKH_INT_SE6C0", "SE6B0" ], [ "BRKH_INT_SE6C1", "SE6B1" ], [ "BRKH_INT_SE6C2", "SE6B2" ], [ "BRKH_INT_SE6C3", "SE6B3" ], [ "BRKH_INT_SE6D0", "SE6C0" ], [ "BRKH_INT_SE6D1", "SE6C1" ], [ "BRKH_INT_SE6D2", "SE6C2" ], [ "BRKH_INT_SE6D3", "SE6C3" ], [ "BRKH_INT_SE6E0", "SE6D0" ], [ "BRKH_INT_SE6E1", "SE6D1" ], [ "BRKH_INT_SE6E2", "SE6D2" ], [ "BRKH_INT_SE6E3", "SE6D3" ], [ "BRKH_INT_SL1END0_SLOW", "SL1BEG0" ], [ "BRKH_INT_SL1END1_SLOW", "SL1BEG1" ], [ "BRKH_INT_SL1END2_SLOW", "SL1BEG2" ], [ "BRKH_INT_SL1END3_SLOW", "SL1BEG3" ], [ "BRKH_INT_SR1END1_SLOW", "SR1BEG1" ], [ "BRKH_INT_SR1END2_SLOW", "SR1BEG2" ], [ "BRKH_INT_SR1END3_SLOW", "SR1BEG3" ], [ "BRKH_INT_SR1END_N3_3", "SR1END_N3_3" ], [ "BRKH_INT_SS2A0", "SS2BEG0" ], [ "BRKH_INT_SS2A1", "SS2BEG1" ], [ "BRKH_INT_SS2A2", "SS2BEG2" ], [ "BRKH_INT_SS2A3", "SS2BEG3" ], [ "BRKH_INT_SS2END0", "SS2A0" ], [ "BRKH_INT_SS2END1", "SS2A1" ], [ "BRKH_INT_SS2END2", "SS2A2" ], [ "BRKH_INT_SS2END3", "SS2A3" ], [ "BRKH_INT_SS2END_N0_3", "SS2END_N0_3" ], [ "BRKH_INT_SS6A0", "SS6BEG0" ], [ "BRKH_INT_SS6A1", "SS6BEG1" ], [ "BRKH_INT_SS6A2", "SS6BEG2" ], [ "BRKH_INT_SS6A3", "SS6BEG3" ], [ "BRKH_INT_SS6B0", "SS6A0" ], [ "BRKH_INT_SS6B1", "SS6A1" ], [ "BRKH_INT_SS6B2", "SS6A2" ], [ "BRKH_INT_SS6B3", "SS6A3" ], [ "BRKH_INT_SS6C0", "SS6B0" ], [ "BRKH_INT_SS6C1", "SS6B1" ], [ "BRKH_INT_SS6C2", "SS6B2" ], [ "BRKH_INT_SS6C3", "SS6B3" ], [ "BRKH_INT_SS6D0", "SS6C0" ], [ "BRKH_INT_SS6D1", "SS6C1" ], [ "BRKH_INT_SS6D2", "SS6C2" ], [ "BRKH_INT_SS6D3", "SS6C3" ], [ "BRKH_INT_SS6E0", "SS6D0" ], [ "BRKH_INT_SS6E1", "SS6D1" ], [ "BRKH_INT_SS6E2", "SS6D2" ], [ "BRKH_INT_SS6E3", "SS6D3" ], [ "BRKH_INT_SS6END0", "SS6E0" ], [ "BRKH_INT_SS6END1", "SS6E1" ], [ "BRKH_INT_SS6END2", "SS6E2" ], [ "BRKH_INT_SS6END3", "SS6E3" ], [ "BRKH_INT_SS6END_N0_3", "SS6END_N0_3" ], [ "BRKH_INT_SW2A0", "SW2BEG0" ], [ "BRKH_INT_SW2A1", "SW2BEG1" ], [ "BRKH_INT_SW2A2", "SW2BEG2" ], [ "BRKH_INT_SW2A3", "SW2BEG3" ], [ "BRKH_INT_SW2END3", "SW2END_N0_3" ], [ "BRKH_INT_SW6B0", "SW6A0" ], [ "BRKH_INT_SW6B1", "SW6A1" ], [ "BRKH_INT_SW6B2", "SW6A2" ], [ "BRKH_INT_SW6B3", "SW6A3" ], [ "BRKH_INT_SW6C0", "SW6B0" ], [ "BRKH_INT_SW6C1", "SW6B1" ], [ "BRKH_INT_SW6C2", "SW6B2" ], [ "BRKH_INT_SW6C3", "SW6B3" ], [ "BRKH_INT_SW6D0", "SW6C0" ], [ "BRKH_INT_SW6D1", "SW6C1" ], [ "BRKH_INT_SW6D2", "SW6C2" ], [ "BRKH_INT_SW6D3", "SW6C3" ], [ "BRKH_INT_SW6E0", "SW6D0" ], [ "BRKH_INT_SW6E1", "SW6D1" ], [ "BRKH_INT_SW6E2", "SW6D2" ], [ "BRKH_INT_SW6E3", "SW6D3" ], [ "BRKH_INT_SW6END3", "SW6END_N0_3" ], [ "BRKH_INT_WL1BEG3", "WL1BEG_N3" ], [ "BRKH_INT_WL1END3", "WL1END_N1_3" ], [ "BRKH_INT_WR1BEG_S0", "WR1BEG0" ], [ "BRKH_INT_WR1END_S1_0", "WR1END0" ], [ "BRKH_INT_WW2END3", "WW2END_N0_3" ], [ "BRKH_INT_WW4END_S0_0", "WW4END0" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_INT", "INT_R" ], "wire_pairs": [ [ "BRKH_INT_BYP_BOUNCE2", "BYP_BOUNCE2" ], [ "BRKH_INT_BYP_BOUNCE3", "BYP_BOUNCE3" ], [ "BRKH_INT_BYP_BOUNCE6", "BYP_BOUNCE6" ], [ "BRKH_INT_BYP_BOUNCE7", "BYP_BOUNCE7" ], [ "BRKH_INT_EL1BEG3", "EL1BEG3" ], [ "BRKH_INT_EL1END_S3_0", "EL1END_S3_0" ], [ "BRKH_INT_ER1BEG_S0", "ER1BEG_S0" ], [ "BRKH_INT_ER1END3", "ER1END3" ], [ "BRKH_INT_FAN_BOUNCE_S3_0", "FAN_BOUNCE_S3_0" ], [ "BRKH_INT_FAN_BOUNCE_S3_2", "FAN_BOUNCE_S3_2" ], [ "BRKH_INT_FAN_BOUNCE_S3_4", "FAN_BOUNCE_S3_4" ], [ "BRKH_INT_FAN_BOUNCE_S3_6", "FAN_BOUNCE_S3_6" ], [ "BRKH_INT_LV0", "LV0" ], [ "BRKH_INT_LV1", "LV1" ], [ "BRKH_INT_LV2", "LV2" ], [ "BRKH_INT_LV3", "LV3" ], [ "BRKH_INT_LV4", "LV4" ], [ "BRKH_INT_LV5", "LV5" ], [ "BRKH_INT_LV6", "LV6" ], [ "BRKH_INT_LV7", "LV7" ], [ "BRKH_INT_LV8", "LV8" ], [ "BRKH_INT_LV9", "LV9" ], [ "BRKH_INT_LV10", "LV10" ], [ "BRKH_INT_LV11", "LV11" ], [ "BRKH_INT_LV12", "LV12" ], [ "BRKH_INT_LV13", "LV13" ], [ "BRKH_INT_LV14", "LV14" ], [ "BRKH_INT_LV15", "LV15" ], [ "BRKH_INT_LV16", "LV16" ], [ "BRKH_INT_LV17", "LV17" ], [ "BRKH_INT_LVB1", "LVB0" ], [ "BRKH_INT_LVB2", "LVB1" ], [ "BRKH_INT_LVB3", "LVB2" ], [ "BRKH_INT_LVB4", "LVB3" ], [ "BRKH_INT_LVB5", "LVB4" ], [ "BRKH_INT_LVB6", "LVB5" ], [ "BRKH_INT_LVB7", "LVB6" ], [ "BRKH_INT_LVB8", "LVB7" ], [ "BRKH_INT_LVB9", "LVB8" ], [ "BRKH_INT_LVB10", "LVB9" ], [ "BRKH_INT_LVB11", "LVB10" ], [ "BRKH_INT_LVB12", "LVB11" ], [ "BRKH_INT_NE2BEG0", "NE2BEG0" ], [ "BRKH_INT_NE2BEG1", "NE2BEG1" ], [ "BRKH_INT_NE2BEG2", "NE2BEG2" ], [ "BRKH_INT_NE2BEG3", "NE2BEG3" ], [ "BRKH_INT_NE2END_S3_0", "NE2END_S3_0" ], [ "BRKH_INT_NE6A0", "NE6A0" ], [ "BRKH_INT_NE6A1", "NE6A1" ], [ "BRKH_INT_NE6A2", "NE6A2" ], [ "BRKH_INT_NE6A3", "NE6A3" ], [ "BRKH_INT_NE6B0", "NE6B0" ], [ "BRKH_INT_NE6B1", "NE6B1" ], [ "BRKH_INT_NE6B2", "NE6B2" ], [ "BRKH_INT_NE6B3", "NE6B3" ], [ "BRKH_INT_NE6C0", "NE6C0" ], [ "BRKH_INT_NE6C1", "NE6C1" ], [ "BRKH_INT_NE6C2", "NE6C2" ], [ "BRKH_INT_NE6C3", "NE6C3" ], [ "BRKH_INT_NE6D0", "NE6D0" ], [ "BRKH_INT_NE6D1", "NE6D1" ], [ "BRKH_INT_NE6D2", "NE6D2" ], [ "BRKH_INT_NE6D3", "NE6D3" ], [ "BRKH_INT_NL1BEG0", "NL1BEG0" ], [ "BRKH_INT_NL1BEG1", "NL1BEG1" ], [ "BRKH_INT_NL1BEG2", "NL1BEG2" ], [ "BRKH_INT_NL1END_S3_0", "NL1END_S3_0" ], [ "BRKH_INT_NN2A0", "NN2A0" ], [ "BRKH_INT_NN2A1", "NN2A1" ], [ "BRKH_INT_NN2A2", "NN2A2" ], [ "BRKH_INT_NN2A3", "NN2A3" ], [ "BRKH_INT_NN2BEG0", "NN2BEG0" ], [ "BRKH_INT_NN2BEG1", "NN2BEG1" ], [ "BRKH_INT_NN2BEG2", "NN2BEG2" ], [ "BRKH_INT_NN2BEG3", "NN2BEG3" ], [ "BRKH_INT_NN2END_S2_0", "NN2END_S2_0" ], [ "BRKH_INT_NN6A0", "NN6A0" ], [ "BRKH_INT_NN6A1", "NN6A1" ], [ "BRKH_INT_NN6A2", "NN6A2" ], [ "BRKH_INT_NN6A3", "NN6A3" ], [ "BRKH_INT_NN6B0", "NN6B0" ], [ "BRKH_INT_NN6B1", "NN6B1" ], [ "BRKH_INT_NN6B2", "NN6B2" ], [ "BRKH_INT_NN6B3", "NN6B3" ], [ "BRKH_INT_NN6BEG0", "NN6BEG0" ], [ "BRKH_INT_NN6BEG1", "NN6BEG1" ], [ "BRKH_INT_NN6BEG2", "NN6BEG2" ], [ "BRKH_INT_NN6BEG3", "NN6BEG3" ], [ "BRKH_INT_NN6C0", "NN6C0" ], [ "BRKH_INT_NN6C1", "NN6C1" ], [ "BRKH_INT_NN6C2", "NN6C2" ], [ "BRKH_INT_NN6C3", "NN6C3" ], [ "BRKH_INT_NN6D0", "NN6D0" ], [ "BRKH_INT_NN6D1", "NN6D1" ], [ "BRKH_INT_NN6D2", "NN6D2" ], [ "BRKH_INT_NN6D3", "NN6D3" ], [ "BRKH_INT_NN6E0", "NN6E0" ], [ "BRKH_INT_NN6E1", "NN6E1" ], [ "BRKH_INT_NN6E2", "NN6E2" ], [ "BRKH_INT_NN6E3", "NN6E3" ], [ "BRKH_INT_NN6END_S1_0", "NN6END_S1_0" ], [ "BRKH_INT_NR1BEG0", "NR1BEG0" ], [ "BRKH_INT_NR1BEG1", "NR1BEG1" ], [ "BRKH_INT_NR1BEG2", "NR1BEG2" ], [ "BRKH_INT_NR1BEG3", "NR1BEG3" ], [ "BRKH_INT_NW2BEG0", "NW2BEG0" ], [ "BRKH_INT_NW2BEG1", "NW2BEG1" ], [ "BRKH_INT_NW2BEG2", "NW2BEG2" ], [ "BRKH_INT_NW2BEG3", "NW2BEG3" ], [ "BRKH_INT_NW2END_S0_0", "NW2END_S0_0" ], [ "BRKH_INT_NW6A0", "NW6A0" ], [ "BRKH_INT_NW6A1", "NW6A1" ], [ "BRKH_INT_NW6A2", "NW6A2" ], [ "BRKH_INT_NW6A3", "NW6A3" ], [ "BRKH_INT_NW6B0", "NW6B0" ], [ "BRKH_INT_NW6B1", "NW6B1" ], [ "BRKH_INT_NW6B2", "NW6B2" ], [ "BRKH_INT_NW6B3", "NW6B3" ], [ "BRKH_INT_NW6C0", "NW6C0" ], [ "BRKH_INT_NW6C1", "NW6C1" ], [ "BRKH_INT_NW6C2", "NW6C2" ], [ "BRKH_INT_NW6C3", "NW6C3" ], [ "BRKH_INT_NW6D0", "NW6D0" ], [ "BRKH_INT_NW6D1", "NW6D1" ], [ "BRKH_INT_NW6D2", "NW6D2" ], [ "BRKH_INT_NW6D3", "NW6D3" ], [ "BRKH_INT_NW6END_S0_0", "NW6END_S0_0" ], [ "BRKH_INT_SE2A0", "SE2A0" ], [ "BRKH_INT_SE2A1", "SE2A1" ], [ "BRKH_INT_SE2A2", "SE2A2" ], [ "BRKH_INT_SE2A3", "SE2A3" ], [ "BRKH_INT_SE6B0", "SE6B0" ], [ "BRKH_INT_SE6B1", "SE6B1" ], [ "BRKH_INT_SE6B2", "SE6B2" ], [ "BRKH_INT_SE6B3", "SE6B3" ], [ "BRKH_INT_SE6C0", "SE6C0" ], [ "BRKH_INT_SE6C1", "SE6C1" ], [ "BRKH_INT_SE6C2", "SE6C2" ], [ "BRKH_INT_SE6C3", "SE6C3" ], [ "BRKH_INT_SE6D0", "SE6D0" ], [ "BRKH_INT_SE6D1", "SE6D1" ], [ "BRKH_INT_SE6D2", "SE6D2" ], [ "BRKH_INT_SE6D3", "SE6D3" ], [ "BRKH_INT_SE6E0", "SE6E0" ], [ "BRKH_INT_SE6E1", "SE6E1" ], [ "BRKH_INT_SE6E2", "SE6E2" ], [ "BRKH_INT_SE6E3", "SE6E3" ], [ "BRKH_INT_SL1END0", "SL1END0" ], [ "BRKH_INT_SL1END1", "SL1END1" ], [ "BRKH_INT_SL1END2", "SL1END2" ], [ "BRKH_INT_SL1END3", "SL1END3" ], [ "BRKH_INT_SR1END1", "SR1END1" ], [ "BRKH_INT_SR1END2", "SR1END2" ], [ "BRKH_INT_SR1END3", "SR1END3" ], [ "BRKH_INT_SR1END_N3_3", "SR1END3" ], [ "BRKH_INT_SS2A0", "SS2A0" ], [ "BRKH_INT_SS2A1", "SS2A1" ], [ "BRKH_INT_SS2A2", "SS2A2" ], [ "BRKH_INT_SS2A3", "SS2A3" ], [ "BRKH_INT_SS2END0", "SS2END0" ], [ "BRKH_INT_SS2END1", "SS2END1" ], [ "BRKH_INT_SS2END2", "SS2END2" ], [ "BRKH_INT_SS2END3", "SS2END3" ], [ "BRKH_INT_SS2END_N0_3", "SS2END3" ], [ "BRKH_INT_SS6A0", "SS6A0" ], [ "BRKH_INT_SS6A1", "SS6A1" ], [ "BRKH_INT_SS6A2", "SS6A2" ], [ "BRKH_INT_SS6A3", "SS6A3" ], [ "BRKH_INT_SS6B0", "SS6B0" ], [ "BRKH_INT_SS6B1", "SS6B1" ], [ "BRKH_INT_SS6B2", "SS6B2" ], [ "BRKH_INT_SS6B3", "SS6B3" ], [ "BRKH_INT_SS6C0", "SS6C0" ], [ "BRKH_INT_SS6C1", "SS6C1" ], [ "BRKH_INT_SS6C2", "SS6C2" ], [ "BRKH_INT_SS6C3", "SS6C3" ], [ "BRKH_INT_SS6D0", "SS6D0" ], [ "BRKH_INT_SS6D1", "SS6D1" ], [ "BRKH_INT_SS6D2", "SS6D2" ], [ "BRKH_INT_SS6D3", "SS6D3" ], [ "BRKH_INT_SS6E0", "SS6E0" ], [ "BRKH_INT_SS6E1", "SS6E1" ], [ "BRKH_INT_SS6E2", "SS6E2" ], [ "BRKH_INT_SS6E3", "SS6E3" ], [ "BRKH_INT_SS6END0", "SS6END0" ], [ "BRKH_INT_SS6END1", "SS6END1" ], [ "BRKH_INT_SS6END2", "SS6END2" ], [ "BRKH_INT_SS6END3", "SS6END3" ], [ "BRKH_INT_SS6END_N0_3", "SS6END3" ], [ "BRKH_INT_SW2A0", "SW2A0" ], [ "BRKH_INT_SW2A1", "SW2A1" ], [ "BRKH_INT_SW2A2", "SW2A2" ], [ "BRKH_INT_SW2A3", "SW2A3" ], [ "BRKH_INT_SW2END3", "SW2END3" ], [ "BRKH_INT_SW6B0", "SW6B0" ], [ "BRKH_INT_SW6B1", "SW6B1" ], [ "BRKH_INT_SW6B2", "SW6B2" ], [ "BRKH_INT_SW6B3", "SW6B3" ], [ "BRKH_INT_SW6C0", "SW6C0" ], [ "BRKH_INT_SW6C1", "SW6C1" ], [ "BRKH_INT_SW6C2", "SW6C2" ], [ "BRKH_INT_SW6C3", "SW6C3" ], [ "BRKH_INT_SW6D0", "SW6D0" ], [ "BRKH_INT_SW6D1", "SW6D1" ], [ "BRKH_INT_SW6D2", "SW6D2" ], [ "BRKH_INT_SW6D3", "SW6D3" ], [ "BRKH_INT_SW6E0", "SW6E0" ], [ "BRKH_INT_SW6E1", "SW6E1" ], [ "BRKH_INT_SW6E2", "SW6E2" ], [ "BRKH_INT_SW6E3", "SW6E3" ], [ "BRKH_INT_SW6END3", "SW6END3" ], [ "BRKH_INT_WL1BEG3", "WL1BEG3" ], [ "BRKH_INT_WL1END3", "WL1END3" ], [ "BRKH_INT_WR1BEG_S0", "WR1BEG_S0" ], [ "BRKH_INT_WR1END_S1_0", "WR1END_S1_0" ], [ "BRKH_INT_WW2END3", "WW2END3" ], [ "BRKH_INT_WW4END_S0_0", "WW4END_S0_0" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_TERM_INT", "INT_L" ], "wire_pairs": [ [ "T_TERM_UTURN_INT_ER1BEG_S0", "EL1BEG3" ], [ "T_TERM_UTURN_INT_ER1BEG_S0", "ER1BEG_S0" ], [ "T_TERM_UTURN_INT_ER1END3", "EL1END_S3_0" ], [ "T_TERM_UTURN_INT_ER1END3", "ER1END3" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0", "BYP_BOUNCE7" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0", "FAN_BOUNCE_S3_0" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2", "BYP_BOUNCE3" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2", "FAN_BOUNCE_S3_2" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4", "BYP_BOUNCE6" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4", "FAN_BOUNCE_S3_4" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6", "BYP_BOUNCE2" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6", "FAN_BOUNCE_S3_6" ], [ "T_TERM_UTURN_INT_LVB_L0", "LVB_L0" ], [ "T_TERM_UTURN_INT_LVB_L0", "LVB_L11" ], [ "T_TERM_UTURN_INT_LVB_L1", "LVB_L1" ], [ "T_TERM_UTURN_INT_LVB_L1", "LVB_L10" ], [ "T_TERM_UTURN_INT_LVB_L2", "LVB_L2" ], [ "T_TERM_UTURN_INT_LVB_L2", "LVB_L9" ], [ "T_TERM_UTURN_INT_LVB_L3", "LVB_L3" ], [ "T_TERM_UTURN_INT_LVB_L3", "LVB_L8" ], [ "T_TERM_UTURN_INT_LVB_L4", "LVB_L4" ], [ "T_TERM_UTURN_INT_LVB_L4", "LVB_L7" ], [ "T_TERM_UTURN_INT_LVB_L5", "LVB_L5" ], [ "T_TERM_UTURN_INT_LVB_L5", "LVB_L6" ], [ "T_TERM_UTURN_INT_LV_L2", "LV_L2" ], [ "T_TERM_UTURN_INT_LV_L2", "LV_L15" ], [ "T_TERM_UTURN_INT_LV_L3", "LV_L3" ], [ "T_TERM_UTURN_INT_LV_L3", "LV_L14" ], [ "T_TERM_UTURN_INT_LV_L4", "LV_L4" ], [ "T_TERM_UTURN_INT_LV_L4", "LV_L13" ], [ "T_TERM_UTURN_INT_LV_L5", "LV_L5" ], [ "T_TERM_UTURN_INT_LV_L5", "LV_L12" ], [ "T_TERM_UTURN_INT_LV_L6", "LV_L6" ], [ "T_TERM_UTURN_INT_LV_L6", "LV_L11" ], [ "T_TERM_UTURN_INT_LV_L7", "LV_L7" ], [ "T_TERM_UTURN_INT_LV_L7", "LV_L10" ], [ "T_TERM_UTURN_INT_LV_L9", "LV_L8" ], [ "T_TERM_UTURN_INT_LV_L9", "LV_L9" ], [ "T_TERM_UTURN_INT_LV_L16", "LV_L1" ], [ "T_TERM_UTURN_INT_LV_L16", "LV_L16" ], [ "T_TERM_UTURN_INT_LV_L17", "LV_L0" ], [ "T_TERM_UTURN_INT_LV_L17", "LV_L17" ], [ "T_TERM_UTURN_INT_SE2A0", "NE2BEG3" ], [ "T_TERM_UTURN_INT_SE2A0", "SE2A0" ], [ "T_TERM_UTURN_INT_SE2A1", "NE2BEG2" ], [ "T_TERM_UTURN_INT_SE2A1", "SE2A1" ], [ "T_TERM_UTURN_INT_SE2A2", "NE2BEG1" ], [ "T_TERM_UTURN_INT_SE2A2", "SE2A2" ], [ "T_TERM_UTURN_INT_SE2A3", "NE2BEG0" ], [ "T_TERM_UTURN_INT_SE2A3", "SE2A3" ], [ "T_TERM_UTURN_INT_SE6B0", "NE6A3" ], [ "T_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "T_TERM_UTURN_INT_SE6B1", "NE6A2" ], [ "T_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "T_TERM_UTURN_INT_SE6B2", "NE6A1" ], [ "T_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "T_TERM_UTURN_INT_SE6B3", "NE6A0" ], [ "T_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "T_TERM_UTURN_INT_SE6C0", "NE6B3" ], [ "T_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "T_TERM_UTURN_INT_SE6C1", "NE6B2" ], [ "T_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "T_TERM_UTURN_INT_SE6C2", "NE6B1" ], [ "T_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "T_TERM_UTURN_INT_SE6C3", "NE6B0" ], [ "T_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "T_TERM_UTURN_INT_SE6D0", "NE6C3" ], [ "T_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "T_TERM_UTURN_INT_SE6D1", "NE6C2" ], [ "T_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "T_TERM_UTURN_INT_SE6D2", "NE6C1" ], [ "T_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "T_TERM_UTURN_INT_SE6D3", "NE6C0" ], [ "T_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "T_TERM_UTURN_INT_SE6E0", "NE6D3" ], [ "T_TERM_UTURN_INT_SE6E0", "SE6E0" ], [ "T_TERM_UTURN_INT_SE6E1", "NE6D2" ], [ "T_TERM_UTURN_INT_SE6E1", "SE6E1" ], [ "T_TERM_UTURN_INT_SE6E2", "NE6D1" ], [ "T_TERM_UTURN_INT_SE6E2", "SE6E2" ], [ "T_TERM_UTURN_INT_SE6E3", "NE6D0" ], [ "T_TERM_UTURN_INT_SE6E3", "SE6E3" ], [ "T_TERM_UTURN_INT_SL1END0_SLOW", "NR1BEG3" ], [ "T_TERM_UTURN_INT_SL1END0_SLOW", "SL1END0" ], [ "T_TERM_UTURN_INT_SL1END1_SLOW", "NR1BEG2" ], [ "T_TERM_UTURN_INT_SL1END1_SLOW", "SL1END1" ], [ "T_TERM_UTURN_INT_SL1END2_SLOW", "NR1BEG1" ], [ "T_TERM_UTURN_INT_SL1END2_SLOW", "SL1END2" ], [ "T_TERM_UTURN_INT_SL1END3_SLOW", "NR1BEG0" ], [ "T_TERM_UTURN_INT_SL1END3_SLOW", "SL1END3" ], [ "T_TERM_UTURN_INT_SR1END1_SLOW", "NL1BEG2" ], [ "T_TERM_UTURN_INT_SR1END1_SLOW", "SR1END1" ], [ "T_TERM_UTURN_INT_SR1END2_SLOW", "NL1BEG1" ], [ "T_TERM_UTURN_INT_SR1END2_SLOW", "SR1END2" ], [ "T_TERM_UTURN_INT_SR1END3_SLOW", "NL1BEG0" ], [ "T_TERM_UTURN_INT_SR1END3_SLOW", "SR1END3" ], [ "T_TERM_UTURN_INT_SS2A0", "NN2BEG3" ], [ "T_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "T_TERM_UTURN_INT_SS2A1", "NN2BEG2" ], [ "T_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "T_TERM_UTURN_INT_SS2A2", "NN2BEG1" ], [ "T_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "T_TERM_UTURN_INT_SS2A3", "NN2BEG0" ], [ "T_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "T_TERM_UTURN_INT_SS2END0", "NN2A3" ], [ "T_TERM_UTURN_INT_SS2END0", "SS2END0" ], [ "T_TERM_UTURN_INT_SS2END1", "NN2A2" ], [ "T_TERM_UTURN_INT_SS2END1", "SS2END1" ], [ "T_TERM_UTURN_INT_SS2END2", "NN2A1" ], [ "T_TERM_UTURN_INT_SS2END2", "SS2END2" ], [ "T_TERM_UTURN_INT_SS2END3", "NN2A0" ], [ "T_TERM_UTURN_INT_SS2END3", "SS2END3" ], [ "T_TERM_UTURN_INT_SS6A0", "NN6BEG3" ], [ "T_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "T_TERM_UTURN_INT_SS6A1", "NN6BEG2" ], [ "T_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "T_TERM_UTURN_INT_SS6A2", "NN6BEG1" ], [ "T_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "T_TERM_UTURN_INT_SS6A3", "NN6BEG0" ], [ "T_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "T_TERM_UTURN_INT_SS6B0", "NN6A3" ], [ "T_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "T_TERM_UTURN_INT_SS6B1", "NN6A2" ], [ "T_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "T_TERM_UTURN_INT_SS6B2", "NN6A1" ], [ "T_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "T_TERM_UTURN_INT_SS6B3", "NN6A0" ], [ "T_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "T_TERM_UTURN_INT_SS6C0", "NN6B3" ], [ "T_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "T_TERM_UTURN_INT_SS6C1", "NN6B2" ], [ "T_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "T_TERM_UTURN_INT_SS6C2", "NN6B1" ], [ "T_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "T_TERM_UTURN_INT_SS6C3", "NN6B0" ], [ "T_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "T_TERM_UTURN_INT_SS6D0", "NN6C3" ], [ "T_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "T_TERM_UTURN_INT_SS6D1", "NN6C2" ], [ "T_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "T_TERM_UTURN_INT_SS6D2", "NN6C1" ], [ "T_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "T_TERM_UTURN_INT_SS6D3", "NN6C0" ], [ "T_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "T_TERM_UTURN_INT_SS6E0", "NN6D3" ], [ "T_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "T_TERM_UTURN_INT_SS6E1", "NN6D2" ], [ "T_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "T_TERM_UTURN_INT_SS6E2", "NN6D1" ], [ "T_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "T_TERM_UTURN_INT_SS6E3", "NN6D0" ], [ "T_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "T_TERM_UTURN_INT_SS6END0", "NN6E3" ], [ "T_TERM_UTURN_INT_SS6END0", "SS6END0" ], [ "T_TERM_UTURN_INT_SS6END1", "NN6E2" ], [ "T_TERM_UTURN_INT_SS6END1", "SS6END1" ], [ "T_TERM_UTURN_INT_SS6END2", "NN6E1" ], [ "T_TERM_UTURN_INT_SS6END2", "SS6END2" ], [ "T_TERM_UTURN_INT_SS6END3", "NN6E0" ], [ "T_TERM_UTURN_INT_SS6END3", "SS6END3" ], [ "T_TERM_UTURN_INT_SW2A0", "NW2BEG3" ], [ "T_TERM_UTURN_INT_SW2A0", "SW2A0" ], [ "T_TERM_UTURN_INT_SW2A1", "NW2BEG2" ], [ "T_TERM_UTURN_INT_SW2A1", "SW2A1" ], [ "T_TERM_UTURN_INT_SW2A2", "NW2BEG1" ], [ "T_TERM_UTURN_INT_SW2A2", "SW2A2" ], [ "T_TERM_UTURN_INT_SW2A3", "NW2BEG0" ], [ "T_TERM_UTURN_INT_SW2A3", "SW2A3" ], [ "T_TERM_UTURN_INT_SW6B0", "NW6A3" ], [ "T_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "T_TERM_UTURN_INT_SW6B1", "NW6A2" ], [ "T_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "T_TERM_UTURN_INT_SW6B2", "NW6A1" ], [ "T_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "T_TERM_UTURN_INT_SW6B3", "NW6A0" ], [ "T_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "T_TERM_UTURN_INT_SW6C0", "NW6B3" ], [ "T_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "T_TERM_UTURN_INT_SW6C1", "NW6B2" ], [ "T_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "T_TERM_UTURN_INT_SW6C2", "NW6B1" ], [ "T_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "T_TERM_UTURN_INT_SW6C3", "NW6B0" ], [ "T_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "T_TERM_UTURN_INT_SW6D0", "NW6C3" ], [ "T_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "T_TERM_UTURN_INT_SW6D1", "NW6C2" ], [ "T_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "T_TERM_UTURN_INT_SW6D2", "NW6C1" ], [ "T_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "T_TERM_UTURN_INT_SW6D3", "NW6C0" ], [ "T_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "T_TERM_UTURN_INT_SW6E0", "NW6D3" ], [ "T_TERM_UTURN_INT_SW6E0", "SW6E0" ], [ "T_TERM_UTURN_INT_SW6E1", "NW6D2" ], [ "T_TERM_UTURN_INT_SW6E1", "SW6E1" ], [ "T_TERM_UTURN_INT_SW6E2", "NW6D1" ], [ "T_TERM_UTURN_INT_SW6E2", "SW6E2" ], [ "T_TERM_UTURN_INT_SW6E3", "NW6D0" ], [ "T_TERM_UTURN_INT_SW6E3", "SW6E3" ], [ "T_TERM_UTURN_INT_WR1BEG_S0", "WL1BEG3" ], [ "T_TERM_UTURN_INT_WR1BEG_S0", "WR1BEG_S0" ], [ "T_TERM_UTURN_INT_WR1END_S1_0", "WL1END3" ], [ "T_TERM_UTURN_INT_WR1END_S1_0", "WR1END_S1_0" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "BRKH_TERM_INT", "INT_R" ], "wire_pairs": [ [ "T_TERM_INT_UTURN_LV_R2", "LV2" ], [ "T_TERM_INT_UTURN_LV_R2", "LV15" ], [ "T_TERM_INT_UTURN_LV_R3", "LV3" ], [ "T_TERM_INT_UTURN_LV_R3", "LV14" ], [ "T_TERM_INT_UTURN_LV_R4", "LV4" ], [ "T_TERM_INT_UTURN_LV_R4", "LV13" ], [ "T_TERM_INT_UTURN_LV_R5", "LV5" ], [ "T_TERM_INT_UTURN_LV_R5", "LV12" ], [ "T_TERM_INT_UTURN_LV_R6", "LV6" ], [ "T_TERM_INT_UTURN_LV_R6", "LV11" ], [ "T_TERM_INT_UTURN_LV_R7", "LV7" ], [ "T_TERM_INT_UTURN_LV_R7", "LV10" ], [ "T_TERM_INT_UTURN_LV_R9", "LV8" ], [ "T_TERM_INT_UTURN_LV_R9", "LV9" ], [ "T_TERM_INT_UTURN_LV_R16", "LV1" ], [ "T_TERM_INT_UTURN_LV_R16", "LV16" ], [ "T_TERM_INT_UTURN_LV_R17", "LV0" ], [ "T_TERM_INT_UTURN_LV_R17", "LV17" ], [ "T_TERM_UTURN_INT_ER1BEG_S0", "EL1BEG3" ], [ "T_TERM_UTURN_INT_ER1BEG_S0", "ER1BEG_S0" ], [ "T_TERM_UTURN_INT_ER1END3", "EL1END_S3_0" ], [ "T_TERM_UTURN_INT_ER1END3", "ER1END3" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0", "BYP_BOUNCE7" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0", "FAN_BOUNCE_S3_0" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2", "BYP_BOUNCE3" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2", "FAN_BOUNCE_S3_2" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4", "BYP_BOUNCE6" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4", "FAN_BOUNCE_S3_4" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6", "BYP_BOUNCE2" ], [ "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6", "FAN_BOUNCE_S3_6" ], [ "T_TERM_UTURN_INT_LVB0", "LVB0" ], [ "T_TERM_UTURN_INT_LVB0", "LVB11" ], [ "T_TERM_UTURN_INT_LVB1", "LVB1" ], [ "T_TERM_UTURN_INT_LVB1", "LVB10" ], [ "T_TERM_UTURN_INT_LVB2", "LVB2" ], [ "T_TERM_UTURN_INT_LVB2", "LVB9" ], [ "T_TERM_UTURN_INT_LVB3", "LVB3" ], [ "T_TERM_UTURN_INT_LVB3", "LVB8" ], [ "T_TERM_UTURN_INT_LVB4", "LVB4" ], [ "T_TERM_UTURN_INT_LVB4", "LVB7" ], [ "T_TERM_UTURN_INT_LVB5", "LVB5" ], [ "T_TERM_UTURN_INT_LVB5", "LVB6" ], [ "T_TERM_UTURN_INT_SE2A0", "NE2BEG3" ], [ "T_TERM_UTURN_INT_SE2A0", "SE2A0" ], [ "T_TERM_UTURN_INT_SE2A1", "NE2BEG2" ], [ "T_TERM_UTURN_INT_SE2A1", "SE2A1" ], [ "T_TERM_UTURN_INT_SE2A2", "NE2BEG1" ], [ "T_TERM_UTURN_INT_SE2A2", "SE2A2" ], [ "T_TERM_UTURN_INT_SE2A3", "NE2BEG0" ], [ "T_TERM_UTURN_INT_SE2A3", "SE2A3" ], [ "T_TERM_UTURN_INT_SE6B0", "NE6A3" ], [ "T_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "T_TERM_UTURN_INT_SE6B1", "NE6A2" ], [ "T_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "T_TERM_UTURN_INT_SE6B2", "NE6A1" ], [ "T_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "T_TERM_UTURN_INT_SE6B3", "NE6A0" ], [ "T_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "T_TERM_UTURN_INT_SE6C0", "NE6B3" ], [ "T_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "T_TERM_UTURN_INT_SE6C1", "NE6B2" ], [ "T_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "T_TERM_UTURN_INT_SE6C2", "NE6B1" ], [ "T_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "T_TERM_UTURN_INT_SE6C3", "NE6B0" ], [ "T_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "T_TERM_UTURN_INT_SE6D0", "NE6C3" ], [ "T_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "T_TERM_UTURN_INT_SE6D1", "NE6C2" ], [ "T_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "T_TERM_UTURN_INT_SE6D2", "NE6C1" ], [ "T_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "T_TERM_UTURN_INT_SE6D3", "NE6C0" ], [ "T_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "T_TERM_UTURN_INT_SE6E0", "NE6D3" ], [ "T_TERM_UTURN_INT_SE6E0", "SE6E0" ], [ "T_TERM_UTURN_INT_SE6E1", "NE6D2" ], [ "T_TERM_UTURN_INT_SE6E1", "SE6E1" ], [ "T_TERM_UTURN_INT_SE6E2", "NE6D1" ], [ "T_TERM_UTURN_INT_SE6E2", "SE6E2" ], [ "T_TERM_UTURN_INT_SE6E3", "NE6D0" ], [ "T_TERM_UTURN_INT_SE6E3", "SE6E3" ], [ "T_TERM_UTURN_INT_SL1END0_SLOW", "NR1BEG3" ], [ "T_TERM_UTURN_INT_SL1END0_SLOW", "SL1END0" ], [ "T_TERM_UTURN_INT_SL1END1_SLOW", "NR1BEG2" ], [ "T_TERM_UTURN_INT_SL1END1_SLOW", "SL1END1" ], [ "T_TERM_UTURN_INT_SL1END2_SLOW", "NR1BEG1" ], [ "T_TERM_UTURN_INT_SL1END2_SLOW", "SL1END2" ], [ "T_TERM_UTURN_INT_SL1END3_SLOW", "NR1BEG0" ], [ "T_TERM_UTURN_INT_SL1END3_SLOW", "SL1END3" ], [ "T_TERM_UTURN_INT_SR1END1_SLOW", "NL1BEG2" ], [ "T_TERM_UTURN_INT_SR1END1_SLOW", "SR1END1" ], [ "T_TERM_UTURN_INT_SR1END2_SLOW", "NL1BEG1" ], [ "T_TERM_UTURN_INT_SR1END2_SLOW", "SR1END2" ], [ "T_TERM_UTURN_INT_SR1END3_SLOW", "NL1BEG0" ], [ "T_TERM_UTURN_INT_SR1END3_SLOW", "SR1END3" ], [ "T_TERM_UTURN_INT_SS2A0", "NN2BEG3" ], [ "T_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "T_TERM_UTURN_INT_SS2A1", "NN2BEG2" ], [ "T_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "T_TERM_UTURN_INT_SS2A2", "NN2BEG1" ], [ "T_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "T_TERM_UTURN_INT_SS2A3", "NN2BEG0" ], [ "T_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "T_TERM_UTURN_INT_SS2END0", "NN2A3" ], [ "T_TERM_UTURN_INT_SS2END0", "SS2END0" ], [ "T_TERM_UTURN_INT_SS2END1", "NN2A2" ], [ "T_TERM_UTURN_INT_SS2END1", "SS2END1" ], [ "T_TERM_UTURN_INT_SS2END2", "NN2A1" ], [ "T_TERM_UTURN_INT_SS2END2", "SS2END2" ], [ "T_TERM_UTURN_INT_SS2END3", "NN2A0" ], [ "T_TERM_UTURN_INT_SS2END3", "SS2END3" ], [ "T_TERM_UTURN_INT_SS6A0", "NN6BEG3" ], [ "T_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "T_TERM_UTURN_INT_SS6A1", "NN6BEG2" ], [ "T_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "T_TERM_UTURN_INT_SS6A2", "NN6BEG1" ], [ "T_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "T_TERM_UTURN_INT_SS6A3", "NN6BEG0" ], [ "T_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "T_TERM_UTURN_INT_SS6B0", "NN6A3" ], [ "T_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "T_TERM_UTURN_INT_SS6B1", "NN6A2" ], [ "T_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "T_TERM_UTURN_INT_SS6B2", "NN6A1" ], [ "T_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "T_TERM_UTURN_INT_SS6B3", "NN6A0" ], [ "T_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "T_TERM_UTURN_INT_SS6C0", "NN6B3" ], [ "T_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "T_TERM_UTURN_INT_SS6C1", "NN6B2" ], [ "T_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "T_TERM_UTURN_INT_SS6C2", "NN6B1" ], [ "T_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "T_TERM_UTURN_INT_SS6C3", "NN6B0" ], [ "T_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "T_TERM_UTURN_INT_SS6D0", "NN6C3" ], [ "T_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "T_TERM_UTURN_INT_SS6D1", "NN6C2" ], [ "T_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "T_TERM_UTURN_INT_SS6D2", "NN6C1" ], [ "T_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "T_TERM_UTURN_INT_SS6D3", "NN6C0" ], [ "T_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "T_TERM_UTURN_INT_SS6E0", "NN6D3" ], [ "T_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "T_TERM_UTURN_INT_SS6E1", "NN6D2" ], [ "T_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "T_TERM_UTURN_INT_SS6E2", "NN6D1" ], [ "T_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "T_TERM_UTURN_INT_SS6E3", "NN6D0" ], [ "T_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "T_TERM_UTURN_INT_SS6END0", "NN6E3" ], [ "T_TERM_UTURN_INT_SS6END0", "SS6END0" ], [ "T_TERM_UTURN_INT_SS6END1", "NN6E2" ], [ "T_TERM_UTURN_INT_SS6END1", "SS6END1" ], [ "T_TERM_UTURN_INT_SS6END2", "NN6E1" ], [ "T_TERM_UTURN_INT_SS6END2", "SS6END2" ], [ "T_TERM_UTURN_INT_SS6END3", "NN6E0" ], [ "T_TERM_UTURN_INT_SS6END3", "SS6END3" ], [ "T_TERM_UTURN_INT_SW2A0", "NW2BEG3" ], [ "T_TERM_UTURN_INT_SW2A0", "SW2A0" ], [ "T_TERM_UTURN_INT_SW2A1", "NW2BEG2" ], [ "T_TERM_UTURN_INT_SW2A1", "SW2A1" ], [ "T_TERM_UTURN_INT_SW2A2", "NW2BEG1" ], [ "T_TERM_UTURN_INT_SW2A2", "SW2A2" ], [ "T_TERM_UTURN_INT_SW2A3", "NW2BEG0" ], [ "T_TERM_UTURN_INT_SW2A3", "SW2A3" ], [ "T_TERM_UTURN_INT_SW6B0", "NW6A3" ], [ "T_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "T_TERM_UTURN_INT_SW6B1", "NW6A2" ], [ "T_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "T_TERM_UTURN_INT_SW6B2", "NW6A1" ], [ "T_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "T_TERM_UTURN_INT_SW6B3", "NW6A0" ], [ "T_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "T_TERM_UTURN_INT_SW6C0", "NW6B3" ], [ "T_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "T_TERM_UTURN_INT_SW6C1", "NW6B2" ], [ "T_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "T_TERM_UTURN_INT_SW6C2", "NW6B1" ], [ "T_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "T_TERM_UTURN_INT_SW6C3", "NW6B0" ], [ "T_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "T_TERM_UTURN_INT_SW6D0", "NW6C3" ], [ "T_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "T_TERM_UTURN_INT_SW6D1", "NW6C2" ], [ "T_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "T_TERM_UTURN_INT_SW6D2", "NW6C1" ], [ "T_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "T_TERM_UTURN_INT_SW6D3", "NW6C0" ], [ "T_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "T_TERM_UTURN_INT_SW6E0", "NW6D3" ], [ "T_TERM_UTURN_INT_SW6E0", "SW6E0" ], [ "T_TERM_UTURN_INT_SW6E1", "NW6D2" ], [ "T_TERM_UTURN_INT_SW6E1", "SW6E1" ], [ "T_TERM_UTURN_INT_SW6E2", "NW6D1" ], [ "T_TERM_UTURN_INT_SW6E2", "SW6E2" ], [ "T_TERM_UTURN_INT_SW6E3", "NW6D0" ], [ "T_TERM_UTURN_INT_SW6E3", "SW6E3" ], [ "T_TERM_UTURN_INT_WR1BEG_S0", "WL1BEG3" ], [ "T_TERM_UTURN_INT_WR1BEG_S0", "WR1BEG_S0" ], [ "T_TERM_UTURN_INT_WR1END_S1_0", "WL1END3" ], [ "T_TERM_UTURN_INT_WR1END_S1_0", "WR1END_S1_0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "B_TERM_INT", "INT_L" ], "wire_pairs": [ [ "B_TERM_UTURN_INT_ER1BEG0", "EL1BEG_N3" ], [ "B_TERM_UTURN_INT_ER1BEG0", "ER1BEG0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "EL1END0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "ER1END_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "BYP_BOUNCE_N3_7" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "FAN_BOUNCE0" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "BYP_BOUNCE_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "FAN_BOUNCE2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "BYP_BOUNCE_N3_6" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "FAN_BOUNCE4" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "BYP_BOUNCE_N3_2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "FAN_BOUNCE6" ], [ "B_TERM_UTURN_INT_LVB_L0", "LVB_L1" ], [ "B_TERM_UTURN_INT_LVB_L0", "LVB_L12" ], [ "B_TERM_UTURN_INT_LVB_L1", "LVB_L2" ], [ "B_TERM_UTURN_INT_LVB_L1", "LVB_L11" ], [ "B_TERM_UTURN_INT_LVB_L2", "LVB_L3" ], [ "B_TERM_UTURN_INT_LVB_L2", "LVB_L10" ], [ "B_TERM_UTURN_INT_LVB_L3", "LVB_L4" ], [ "B_TERM_UTURN_INT_LVB_L3", "LVB_L9" ], [ "B_TERM_UTURN_INT_LVB_L4", "LVB_L5" ], [ "B_TERM_UTURN_INT_LVB_L4", "LVB_L8" ], [ "B_TERM_UTURN_INT_LVB_L5", "LVB_L6" ], [ "B_TERM_UTURN_INT_LVB_L5", "LVB_L7" ], [ "B_TERM_UTURN_INT_LV_L2", "LV_L2" ], [ "B_TERM_UTURN_INT_LV_L2", "LV_L17" ], [ "B_TERM_UTURN_INT_LV_L3", "LV_L3" ], [ "B_TERM_UTURN_INT_LV_L3", "LV_L16" ], [ "B_TERM_UTURN_INT_LV_L4", "LV_L4" ], [ "B_TERM_UTURN_INT_LV_L4", "LV_L15" ], [ "B_TERM_UTURN_INT_LV_L5", "LV_L5" ], [ "B_TERM_UTURN_INT_LV_L5", "LV_L14" ], [ "B_TERM_UTURN_INT_LV_L6", "LV_L6" ], [ "B_TERM_UTURN_INT_LV_L6", "LV_L13" ], [ "B_TERM_UTURN_INT_LV_L7", "LV_L7" ], [ "B_TERM_UTURN_INT_LV_L7", "LV_L12" ], [ "B_TERM_UTURN_INT_LV_L8", "LV_L8" ], [ "B_TERM_UTURN_INT_LV_L8", "LV_L11" ], [ "B_TERM_UTURN_INT_LV_L9", "LV_L9" ], [ "B_TERM_UTURN_INT_LV_L9", "LV_L10" ], [ "B_TERM_UTURN_INT_LV_L18", "LV_L1" ], [ "B_TERM_UTURN_INT_LV_L18", "LV_L18" ], [ "B_TERM_UTURN_INT_SE2BEG0", "NE2A3" ], [ "B_TERM_UTURN_INT_SE2BEG0", "SE2BEG0" ], [ "B_TERM_UTURN_INT_SE2BEG1", "NE2A2" ], [ "B_TERM_UTURN_INT_SE2BEG1", "SE2BEG1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "NE2A1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "SE2BEG2" ], [ "B_TERM_UTURN_INT_SE2BEG3", "NE2A0" ], [ "B_TERM_UTURN_INT_SE2BEG3", "SE2BEG3" ], [ "B_TERM_UTURN_INT_SE6A0", "NE6B3" ], [ "B_TERM_UTURN_INT_SE6A0", "SE6A0" ], [ "B_TERM_UTURN_INT_SE6A1", "NE6B2" ], [ "B_TERM_UTURN_INT_SE6A1", "SE6A1" ], [ "B_TERM_UTURN_INT_SE6A2", "NE6B1" ], [ "B_TERM_UTURN_INT_SE6A2", "SE6A2" ], [ "B_TERM_UTURN_INT_SE6A3", "NE6B0" ], [ "B_TERM_UTURN_INT_SE6A3", "SE6A3" ], [ "B_TERM_UTURN_INT_SE6B0", "NE6C3" ], [ "B_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "B_TERM_UTURN_INT_SE6B1", "NE6C2" ], [ "B_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "B_TERM_UTURN_INT_SE6B2", "NE6C1" ], [ "B_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "B_TERM_UTURN_INT_SE6B3", "NE6C0" ], [ "B_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "B_TERM_UTURN_INT_SE6C0", "NE6D3" ], [ "B_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "B_TERM_UTURN_INT_SE6C1", "NE6D2" ], [ "B_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "B_TERM_UTURN_INT_SE6C2", "NE6D1" ], [ "B_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "B_TERM_UTURN_INT_SE6C3", "NE6D0" ], [ "B_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "B_TERM_UTURN_INT_SE6D0", "NE6E3" ], [ "B_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "B_TERM_UTURN_INT_SE6D1", "NE6E2" ], [ "B_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "B_TERM_UTURN_INT_SE6D2", "NE6E1" ], [ "B_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "B_TERM_UTURN_INT_SE6D3", "NE6E0" ], [ "B_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "NR1END3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "SL1BEG0" ], [ "B_TERM_UTURN_INT_SL1BEG1", "NR1END2" ], [ "B_TERM_UTURN_INT_SL1BEG1", "SL1BEG1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "NR1END1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "SL1BEG2" ], [ "B_TERM_UTURN_INT_SL1BEG3", "NR1END0" ], [ "B_TERM_UTURN_INT_SL1BEG3", "SL1BEG3" ], [ "B_TERM_UTURN_INT_SR1BEG1", "NL1END2" ], [ "B_TERM_UTURN_INT_SR1BEG1", "SR1BEG1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "NL1END1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "SR1BEG2" ], [ "B_TERM_UTURN_INT_SR1BEG3", "NL1END0" ], [ "B_TERM_UTURN_INT_SR1BEG3", "SR1BEG3" ], [ "B_TERM_UTURN_INT_SS2A0", "NN2END3" ], [ "B_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "B_TERM_UTURN_INT_SS2A1", "NN2END2" ], [ "B_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "B_TERM_UTURN_INT_SS2A2", "NN2END1" ], [ "B_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "B_TERM_UTURN_INT_SS2A3", "NN2END0" ], [ "B_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "NN2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "SS2BEG0" ], [ "B_TERM_UTURN_INT_SS2BEG1", "NN2A2" ], [ "B_TERM_UTURN_INT_SS2BEG1", "SS2BEG1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "NN2A1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "SS2BEG2" ], [ "B_TERM_UTURN_INT_SS2BEG3", "NN2A0" ], [ "B_TERM_UTURN_INT_SS2BEG3", "SS2BEG3" ], [ "B_TERM_UTURN_INT_SS6A0", "NN6B3" ], [ "B_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "B_TERM_UTURN_INT_SS6A1", "NN6B2" ], [ "B_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "B_TERM_UTURN_INT_SS6A2", "NN6B1" ], [ "B_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "B_TERM_UTURN_INT_SS6A3", "NN6B0" ], [ "B_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "B_TERM_UTURN_INT_SS6B0", "NN6C3" ], [ "B_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "B_TERM_UTURN_INT_SS6B1", "NN6C2" ], [ "B_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "B_TERM_UTURN_INT_SS6B2", "NN6C1" ], [ "B_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "B_TERM_UTURN_INT_SS6B3", "NN6C0" ], [ "B_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "NN6A3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "SS6BEG0" ], [ "B_TERM_UTURN_INT_SS6BEG1", "NN6A2" ], [ "B_TERM_UTURN_INT_SS6BEG1", "SS6BEG1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "NN6A1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "SS6BEG2" ], [ "B_TERM_UTURN_INT_SS6BEG3", "NN6A0" ], [ "B_TERM_UTURN_INT_SS6BEG3", "SS6BEG3" ], [ "B_TERM_UTURN_INT_SS6C0", "NN6D3" ], [ "B_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "B_TERM_UTURN_INT_SS6C1", "NN6D2" ], [ "B_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "B_TERM_UTURN_INT_SS6C2", "NN6D1" ], [ "B_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "B_TERM_UTURN_INT_SS6C3", "NN6D0" ], [ "B_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "B_TERM_UTURN_INT_SS6D0", "NN6E3" ], [ "B_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "B_TERM_UTURN_INT_SS6D1", "NN6E2" ], [ "B_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "B_TERM_UTURN_INT_SS6D2", "NN6E1" ], [ "B_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "B_TERM_UTURN_INT_SS6D3", "NN6E0" ], [ "B_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "B_TERM_UTURN_INT_SS6E0", "NN6END3" ], [ "B_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "B_TERM_UTURN_INT_SS6E1", "NN6END2" ], [ "B_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "B_TERM_UTURN_INT_SS6E2", "NN6END1" ], [ "B_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "B_TERM_UTURN_INT_SS6E3", "NN6END0" ], [ "B_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "NW2A3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "SW2BEG0" ], [ "B_TERM_UTURN_INT_SW2BEG1", "NW2A2" ], [ "B_TERM_UTURN_INT_SW2BEG1", "SW2BEG1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "NW2A1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "SW2BEG2" ], [ "B_TERM_UTURN_INT_SW2BEG3", "NW2A0" ], [ "B_TERM_UTURN_INT_SW2BEG3", "SW2BEG3" ], [ "B_TERM_UTURN_INT_SW6A0", "NW6B3" ], [ "B_TERM_UTURN_INT_SW6A0", "SW6A0" ], [ "B_TERM_UTURN_INT_SW6A1", "NW6B2" ], [ "B_TERM_UTURN_INT_SW6A1", "SW6A1" ], [ "B_TERM_UTURN_INT_SW6A2", "NW6B1" ], [ "B_TERM_UTURN_INT_SW6A2", "SW6A2" ], [ "B_TERM_UTURN_INT_SW6A3", "NW6B0" ], [ "B_TERM_UTURN_INT_SW6A3", "SW6A3" ], [ "B_TERM_UTURN_INT_SW6B0", "NW6C3" ], [ "B_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "B_TERM_UTURN_INT_SW6B1", "NW6C2" ], [ "B_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "B_TERM_UTURN_INT_SW6B2", "NW6C1" ], [ "B_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "B_TERM_UTURN_INT_SW6B3", "NW6C0" ], [ "B_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "B_TERM_UTURN_INT_SW6C0", "NW6D3" ], [ "B_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "B_TERM_UTURN_INT_SW6C1", "NW6D2" ], [ "B_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "B_TERM_UTURN_INT_SW6C2", "NW6D1" ], [ "B_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "B_TERM_UTURN_INT_SW6C3", "NW6D0" ], [ "B_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "B_TERM_UTURN_INT_SW6D0", "NW6E3" ], [ "B_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "B_TERM_UTURN_INT_SW6D1", "NW6E2" ], [ "B_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "B_TERM_UTURN_INT_SW6D2", "NW6E1" ], [ "B_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "B_TERM_UTURN_INT_SW6D3", "NW6E0" ], [ "B_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "NW6END0" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "SW6END_N0_3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WL1BEG_N3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WR1BEG0" ], [ "B_TERM_UTURN_INT_WR1END0", "WL1END_N1_3" ], [ "B_TERM_UTURN_INT_WR1END0", "WR1END0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "B_TERM_INT", "INT_R" ], "wire_pairs": [ [ "B_TERM_UTURN_INT_ER1BEG0", "EL1BEG_N3" ], [ "B_TERM_UTURN_INT_ER1BEG0", "ER1BEG0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "EL1END0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "ER1END_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "BYP_BOUNCE_N3_7" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "FAN_BOUNCE0" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "BYP_BOUNCE_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "FAN_BOUNCE2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "BYP_BOUNCE_N3_6" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "FAN_BOUNCE4" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "BYP_BOUNCE_N3_2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "FAN_BOUNCE6" ], [ "B_TERM_UTURN_INT_LV2", "LV2" ], [ "B_TERM_UTURN_INT_LV2", "LV17" ], [ "B_TERM_UTURN_INT_LV3", "LV3" ], [ "B_TERM_UTURN_INT_LV3", "LV16" ], [ "B_TERM_UTURN_INT_LV4", "LV4" ], [ "B_TERM_UTURN_INT_LV4", "LV15" ], [ "B_TERM_UTURN_INT_LV5", "LV5" ], [ "B_TERM_UTURN_INT_LV5", "LV14" ], [ "B_TERM_UTURN_INT_LV6", "LV6" ], [ "B_TERM_UTURN_INT_LV6", "LV13" ], [ "B_TERM_UTURN_INT_LV7", "LV7" ], [ "B_TERM_UTURN_INT_LV7", "LV12" ], [ "B_TERM_UTURN_INT_LV8", "LV8" ], [ "B_TERM_UTURN_INT_LV8", "LV11" ], [ "B_TERM_UTURN_INT_LV9", "LV9" ], [ "B_TERM_UTURN_INT_LV9", "LV10" ], [ "B_TERM_UTURN_INT_LV18", "LV1" ], [ "B_TERM_UTURN_INT_LV18", "LV18" ], [ "B_TERM_UTURN_INT_LVB0", "LVB1" ], [ "B_TERM_UTURN_INT_LVB0", "LVB12" ], [ "B_TERM_UTURN_INT_LVB1", "LVB2" ], [ "B_TERM_UTURN_INT_LVB1", "LVB11" ], [ "B_TERM_UTURN_INT_LVB2", "LVB3" ], [ "B_TERM_UTURN_INT_LVB2", "LVB10" ], [ "B_TERM_UTURN_INT_LVB3", "LVB4" ], [ "B_TERM_UTURN_INT_LVB3", "LVB9" ], [ "B_TERM_UTURN_INT_LVB4", "LVB5" ], [ "B_TERM_UTURN_INT_LVB4", "LVB8" ], [ "B_TERM_UTURN_INT_LVB5", "LVB6" ], [ "B_TERM_UTURN_INT_LVB5", "LVB7" ], [ "B_TERM_UTURN_INT_SE2BEG0", "NE2A3" ], [ "B_TERM_UTURN_INT_SE2BEG0", "SE2BEG0" ], [ "B_TERM_UTURN_INT_SE2BEG1", "NE2A2" ], [ "B_TERM_UTURN_INT_SE2BEG1", "SE2BEG1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "NE2A1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "SE2BEG2" ], [ "B_TERM_UTURN_INT_SE2BEG3", "NE2A0" ], [ "B_TERM_UTURN_INT_SE2BEG3", "SE2BEG3" ], [ "B_TERM_UTURN_INT_SE6A0", "NE6B3" ], [ "B_TERM_UTURN_INT_SE6A0", "SE6A0" ], [ "B_TERM_UTURN_INT_SE6A1", "NE6B2" ], [ "B_TERM_UTURN_INT_SE6A1", "SE6A1" ], [ "B_TERM_UTURN_INT_SE6A2", "NE6B1" ], [ "B_TERM_UTURN_INT_SE6A2", "SE6A2" ], [ "B_TERM_UTURN_INT_SE6A3", "NE6B0" ], [ "B_TERM_UTURN_INT_SE6A3", "SE6A3" ], [ "B_TERM_UTURN_INT_SE6B0", "NE6C3" ], [ "B_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "B_TERM_UTURN_INT_SE6B1", "NE6C2" ], [ "B_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "B_TERM_UTURN_INT_SE6B2", "NE6C1" ], [ "B_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "B_TERM_UTURN_INT_SE6B3", "NE6C0" ], [ "B_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "B_TERM_UTURN_INT_SE6C0", "NE6D3" ], [ "B_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "B_TERM_UTURN_INT_SE6C1", "NE6D2" ], [ "B_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "B_TERM_UTURN_INT_SE6C2", "NE6D1" ], [ "B_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "B_TERM_UTURN_INT_SE6C3", "NE6D0" ], [ "B_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "B_TERM_UTURN_INT_SE6D0", "NE6E3" ], [ "B_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "B_TERM_UTURN_INT_SE6D1", "NE6E2" ], [ "B_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "B_TERM_UTURN_INT_SE6D2", "NE6E1" ], [ "B_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "B_TERM_UTURN_INT_SE6D3", "NE6E0" ], [ "B_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "NR1END3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "SL1BEG0" ], [ "B_TERM_UTURN_INT_SL1BEG1", "NR1END2" ], [ "B_TERM_UTURN_INT_SL1BEG1", "SL1BEG1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "NR1END1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "SL1BEG2" ], [ "B_TERM_UTURN_INT_SL1BEG3", "NR1END0" ], [ "B_TERM_UTURN_INT_SL1BEG3", "SL1BEG3" ], [ "B_TERM_UTURN_INT_SR1BEG1", "NL1END2" ], [ "B_TERM_UTURN_INT_SR1BEG1", "SR1BEG1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "NL1END1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "SR1BEG2" ], [ "B_TERM_UTURN_INT_SR1BEG3", "NL1END0" ], [ "B_TERM_UTURN_INT_SR1BEG3", "SR1BEG3" ], [ "B_TERM_UTURN_INT_SS2A0", "NN2END3" ], [ "B_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "B_TERM_UTURN_INT_SS2A1", "NN2END2" ], [ "B_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "B_TERM_UTURN_INT_SS2A2", "NN2END1" ], [ "B_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "B_TERM_UTURN_INT_SS2A3", "NN2END0" ], [ "B_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "NN2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "SS2BEG0" ], [ "B_TERM_UTURN_INT_SS2BEG1", "NN2A2" ], [ "B_TERM_UTURN_INT_SS2BEG1", "SS2BEG1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "NN2A1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "SS2BEG2" ], [ "B_TERM_UTURN_INT_SS2BEG3", "NN2A0" ], [ "B_TERM_UTURN_INT_SS2BEG3", "SS2BEG3" ], [ "B_TERM_UTURN_INT_SS6A0", "NN6B3" ], [ "B_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "B_TERM_UTURN_INT_SS6A1", "NN6B2" ], [ "B_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "B_TERM_UTURN_INT_SS6A2", "NN6B1" ], [ "B_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "B_TERM_UTURN_INT_SS6A3", "NN6B0" ], [ "B_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "B_TERM_UTURN_INT_SS6B0", "NN6C3" ], [ "B_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "B_TERM_UTURN_INT_SS6B1", "NN6C2" ], [ "B_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "B_TERM_UTURN_INT_SS6B2", "NN6C1" ], [ "B_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "B_TERM_UTURN_INT_SS6B3", "NN6C0" ], [ "B_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "NN6A3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "SS6BEG0" ], [ "B_TERM_UTURN_INT_SS6BEG1", "NN6A2" ], [ "B_TERM_UTURN_INT_SS6BEG1", "SS6BEG1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "NN6A1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "SS6BEG2" ], [ "B_TERM_UTURN_INT_SS6BEG3", "NN6A0" ], [ "B_TERM_UTURN_INT_SS6BEG3", "SS6BEG3" ], [ "B_TERM_UTURN_INT_SS6C0", "NN6D3" ], [ "B_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "B_TERM_UTURN_INT_SS6C1", "NN6D2" ], [ "B_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "B_TERM_UTURN_INT_SS6C2", "NN6D1" ], [ "B_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "B_TERM_UTURN_INT_SS6C3", "NN6D0" ], [ "B_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "B_TERM_UTURN_INT_SS6D0", "NN6E3" ], [ "B_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "B_TERM_UTURN_INT_SS6D1", "NN6E2" ], [ "B_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "B_TERM_UTURN_INT_SS6D2", "NN6E1" ], [ "B_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "B_TERM_UTURN_INT_SS6D3", "NN6E0" ], [ "B_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "B_TERM_UTURN_INT_SS6E0", "NN6END3" ], [ "B_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "B_TERM_UTURN_INT_SS6E1", "NN6END2" ], [ "B_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "B_TERM_UTURN_INT_SS6E2", "NN6END1" ], [ "B_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "B_TERM_UTURN_INT_SS6E3", "NN6END0" ], [ "B_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "NW2A3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "SW2BEG0" ], [ "B_TERM_UTURN_INT_SW2BEG1", "NW2A2" ], [ "B_TERM_UTURN_INT_SW2BEG1", "SW2BEG1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "NW2A1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "SW2BEG2" ], [ "B_TERM_UTURN_INT_SW2BEG3", "NW2A0" ], [ "B_TERM_UTURN_INT_SW2BEG3", "SW2BEG3" ], [ "B_TERM_UTURN_INT_SW6A0", "NW6B3" ], [ "B_TERM_UTURN_INT_SW6A0", "SW6A0" ], [ "B_TERM_UTURN_INT_SW6A1", "NW6B2" ], [ "B_TERM_UTURN_INT_SW6A1", "SW6A1" ], [ "B_TERM_UTURN_INT_SW6A2", "NW6B1" ], [ "B_TERM_UTURN_INT_SW6A2", "SW6A2" ], [ "B_TERM_UTURN_INT_SW6A3", "NW6B0" ], [ "B_TERM_UTURN_INT_SW6A3", "SW6A3" ], [ "B_TERM_UTURN_INT_SW6B0", "NW6C3" ], [ "B_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "B_TERM_UTURN_INT_SW6B1", "NW6C2" ], [ "B_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "B_TERM_UTURN_INT_SW6B2", "NW6C1" ], [ "B_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "B_TERM_UTURN_INT_SW6B3", "NW6C0" ], [ "B_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "B_TERM_UTURN_INT_SW6C0", "NW6D3" ], [ "B_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "B_TERM_UTURN_INT_SW6C1", "NW6D2" ], [ "B_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "B_TERM_UTURN_INT_SW6C2", "NW6D1" ], [ "B_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "B_TERM_UTURN_INT_SW6C3", "NW6D0" ], [ "B_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "B_TERM_UTURN_INT_SW6D0", "NW6E3" ], [ "B_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "B_TERM_UTURN_INT_SW6D1", "NW6E2" ], [ "B_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "B_TERM_UTURN_INT_SW6D2", "NW6E1" ], [ "B_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "B_TERM_UTURN_INT_SW6D3", "NW6E0" ], [ "B_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "NW6END0" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "SW6END_N0_3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WL1BEG_N3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WR1BEG0" ], [ "B_TERM_UTURN_INT_WR1END0", "WL1END_N1_3" ], [ "B_TERM_UTURN_INT_WR1END0", "WR1END0" ] ] }, { "grid_deltas": [ 0, -21 ], "tile_types": [ "CFG_CENTER_BOT", "CFG_CENTER_MID" ], "wire_pairs": [ [ "CFG_CENTER_BOT_CFG_IO_ACCESS_VGGCOMPOUT", "CFG_CENTER_MID_CFG_IO_ACCESS_VGGCOMPOUT" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA2", "CFG_CENTER_MID_USR_ACCESS_DATA2" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA3", "CFG_CENTER_MID_USR_ACCESS_DATA3" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA4", "CFG_CENTER_MID_USR_ACCESS_DATA4" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA5", "CFG_CENTER_MID_USR_ACCESS_DATA5" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA6", "CFG_CENTER_MID_USR_ACCESS_DATA6" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA7", "CFG_CENTER_MID_USR_ACCESS_DATA7" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA8", "CFG_CENTER_MID_USR_ACCESS_DATA8" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA9", "CFG_CENTER_MID_USR_ACCESS_DATA9" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA10", "CFG_CENTER_MID_USR_ACCESS_DATA10" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA11", "CFG_CENTER_MID_USR_ACCESS_DATA11" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA12", "CFG_CENTER_MID_USR_ACCESS_DATA12" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA13", "CFG_CENTER_MID_USR_ACCESS_DATA13" ], [ "CFG_CENTER_BOT_USR_ACCESS_DATA14", "CFG_CENTER_MID_USR_ACCESS_DATA14" ] ] }, { "grid_deltas": [ -1, -9 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_19", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_19", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_19", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_19", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_19", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_19", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_19", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_19", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_19", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_19", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_19", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_19", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_19", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_19", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_19", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_19", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_19", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_19", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_19", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_19", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_19", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_19", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_19", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_19", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_19", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_19", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_19", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_19", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_19", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_19", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_19", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_19", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_19", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_19", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_19", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_19", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_19", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_19", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_19", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_19", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_19", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_19", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_19", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_19", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_19", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_19", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_19", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_19", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_19", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_19", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_19", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_19", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_19", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_19", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_19", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_19", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_19", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_19", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_19", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_19", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_19", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_19", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_19", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_19", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_19", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_19", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_19", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_19", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_19", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_19", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_19", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_19", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_19", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_19", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_19", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_19", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_19", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_19", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_19", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_19", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_19", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_19", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_19", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_19", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_19", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_19", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_19", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_19", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_19", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_19", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_19", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_19", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_19", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_19", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_19", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_19", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_19", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_19", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_19", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_19", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_19", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_19", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_19", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_19", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_19", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_19", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_19", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_19", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_19", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_19", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_19", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_19", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_19", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_19", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_19", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_19", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_19", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_19", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_19", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_19", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_19", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_19", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_19", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_19", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -8 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_18", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_18", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_18", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_18", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_18", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_18", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_18", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_18", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_18", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_18", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_18", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_18", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_18", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_18", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_18", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_18", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_18", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_18", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_18", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_18", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_18", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_18", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_18", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_18", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_18", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_18", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_18", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_18", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_18", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_18", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_18", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_18", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_18", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_18", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_18", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_18", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_18", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_18", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_18", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_18", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_18", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_18", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_18", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_18", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_18", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_18", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_18", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_18", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_18", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_18", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_18", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_18", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_18", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_18", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_18", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_18", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_18", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_18", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_18", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_18", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_18", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_18", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_18", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_18", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_18", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_18", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_18", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_18", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_18", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_18", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_18", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_18", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_18", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_18", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_18", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_18", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_18", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_18", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_18", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_18", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_18", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_18", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_18", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_18", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_18", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_18", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_18", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_18", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_18", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_18", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_18", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_18", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_18", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_18", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_18", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_18", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_18", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_18", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_18", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_18", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_18", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_18", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_18", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_18", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_18", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_18", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_18", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_18", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_18", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_18", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_18", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_18", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_18", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_18", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_18", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_18", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_18", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_18", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_18", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_18", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_18", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_18", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_18", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_18", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_17", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_17", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_17", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_17", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_17", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_17", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_17", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_17", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_17", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_17", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_17", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_17", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_17", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_17", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_17", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_17", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_17", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_17", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_17", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_17", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_17", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_17", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_17", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_17", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_17", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_17", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_17", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_17", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_17", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_17", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_17", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_17", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_17", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_17", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_17", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_17", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_17", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_17", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_17", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_17", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_17", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_17", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_17", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_17", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_17", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_17", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_17", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_17", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_17", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_17", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_17", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_17", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_17", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_17", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_17", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_17", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_17", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_17", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_17", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_17", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_17", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_17", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_17", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_17", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_17", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_17", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_17", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_17", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_17", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_17", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_17", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_17", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_17", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_17", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_17", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_17", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_17", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_17", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_17", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_17", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_17", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_17", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_17", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_17", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_17", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_17", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_17", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_17", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_17", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_17", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_17", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_17", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_17", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_17", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_17", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_17", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_17", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_17", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_17", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_17", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_17", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_17", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_17", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_17", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_17", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_17", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_17", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_17", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_17", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_17", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_17", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_17", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_17", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_17", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_17", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_17", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_17", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_17", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_17", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_17", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_17", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_17", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_17", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_17", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_16", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_16", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_16", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_16", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_16", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_16", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_16", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_16", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_16", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_16", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_16", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_16", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_16", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_16", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_16", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_16", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_16", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_16", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_16", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_16", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_16", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_16", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_16", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_16", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_16", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_16", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_16", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_16", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_16", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_16", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_16", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_16", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_16", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_16", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_16", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_16", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_16", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_16", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_16", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_16", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_16", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_16", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_16", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_16", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_16", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_16", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_16", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_16", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_16", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_16", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_16", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_16", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_16", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_16", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_16", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_16", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_16", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_16", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_16", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_16", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_16", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_16", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_16", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_16", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_16", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_16", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_16", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_16", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_16", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_16", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_16", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_16", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_16", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_16", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_16", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_16", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_16", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_16", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_16", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_16", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_16", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_16", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_16", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_16", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_16", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_16", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_16", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_16", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_16", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_16", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_16", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_16", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_16", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_16", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_16", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_16", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_16", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_16", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_16", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_16", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_16", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_16", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_16", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_16", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_16", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_16", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_16", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_16", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_16", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_16", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_16", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_16", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_16", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_16", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_16", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_16", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_16", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_16", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_16", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_16", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_16", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_16", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_16", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_16", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_15", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_15", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_15", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_15", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_15", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_15", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_15", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_15", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_15", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_15", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_15", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_15", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_15", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_15", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_15", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_15", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_15", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_15", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_15", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_15", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_15", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_15", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_15", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_15", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_15", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_15", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_15", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_15", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_15", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_15", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_15", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_15", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_15", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_15", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_15", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_15", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_15", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_15", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_15", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_15", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_15", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_15", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_15", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_15", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_15", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_15", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_15", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_15", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_15", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_15", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_15", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_15", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_15", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_15", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_15", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_15", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_15", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_15", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_15", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_15", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_15", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_15", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_15", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_15", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_15", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_15", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_15", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_15", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_15", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_15", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_15", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_15", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_15", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_15", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_15", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_15", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_15", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_15", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_15", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_15", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_15", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_15", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_15", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_15", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_15", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_15", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_15", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_15", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_15", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_15", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_15", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_15", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_15", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_15", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_15", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_15", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_15", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_15", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_15", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_15", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_15", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_15", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_15", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_15", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_15", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_15", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_15", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_15", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_15", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_15", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_15", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_15", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_15", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_15", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_15", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_15", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_15", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_15", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_15", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_15", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_15", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_15", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_15", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_15", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_14", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_14", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_14", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_14", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_14", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_14", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_14", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_14", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_14", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_14", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_14", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_14", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_14", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_14", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_14", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_14", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_14", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_14", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_14", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_14", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_14", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_14", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_14", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_14", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_14", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_14", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_14", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_14", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_14", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_14", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_14", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_14", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_14", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_14", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_14", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_14", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_14", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_14", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_14", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_14", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_14", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_14", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_14", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_14", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_14", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_14", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_14", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_14", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_14", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_14", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_14", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_14", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_14", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_14", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_14", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_14", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_14", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_14", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_14", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_14", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_14", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_14", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_14", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_14", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_14", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_14", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_14", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_14", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_14", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_14", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_14", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_14", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_14", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_14", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_14", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_14", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_14", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_14", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_14", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_14", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_14", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_14", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_14", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_14", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_14", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_14", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_14", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_14", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_14", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_14", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_14", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_14", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_14", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_14", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_14", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_14", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_14", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_14", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_14", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_14", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_14", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_14", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_14", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_14", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_14", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_14", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_14", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_14", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_14", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_14", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_14", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_14", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_14", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_14", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_14", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_14", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_14", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_14", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_14", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_14", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_14", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_14", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_14", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_14", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_13", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_13", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_13", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_13", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_13", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_13", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_13", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_13", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_13", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_13", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_13", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_13", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_13", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_13", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_13", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_13", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_13", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_13", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_13", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_13", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_13", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_13", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_13", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_13", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_13", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_13", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_13", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_13", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_13", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_13", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_13", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_13", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_13", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_13", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_13", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_13", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_13", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_13", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_13", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_13", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_13", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_13", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_13", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_13", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_13", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_13", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_13", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_13", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_13", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_13", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_13", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_13", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_13", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_13", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_13", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_13", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_13", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_13", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_13", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_13", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_13", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_13", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_13", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_13", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_13", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_13", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_13", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_13", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_13", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_13", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_13", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_13", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_13", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_13", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_13", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_13", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_13", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_13", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_13", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_13", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_13", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_13", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_13", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_13", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_13", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_13", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_13", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_13", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_13", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_13", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_13", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_13", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_13", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_13", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_13", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_13", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_13", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_13", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_13", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_13", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_13", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_13", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_13", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_13", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_13", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_13", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_13", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_13", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_13", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_13", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_13", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_13", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_13", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_13", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_13", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_13", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_13", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_13", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_13", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_13", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_13", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_13", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_13", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_13", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_12", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_12", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_12", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_12", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_12", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_12", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_12", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_12", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_12", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_12", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_12", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_12", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_12", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_12", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_12", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_12", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_12", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_12", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_12", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_12", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_12", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_12", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_12", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_12", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_12", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_12", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_12", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_12", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_12", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_12", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_12", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_12", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_12", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_12", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_12", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_12", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_12", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_12", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_12", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_12", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_12", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_12", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_12", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_12", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_12", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_12", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_12", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_12", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_12", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_12", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_12", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_12", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_12", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_12", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_12", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_12", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_12", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_12", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_12", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_12", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_12", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_12", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_12", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_12", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_12", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_12", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_12", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_12", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_12", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_12", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_12", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_12", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_12", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_12", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_12", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_12", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_12", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_12", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_12", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_12", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_12", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_12", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_12", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_12", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_12", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_12", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_12", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_12", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_12", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_12", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_12", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_12", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_12", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_12", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_12", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_12", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_12", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_12", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_12", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_12", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_12", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_12", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_12", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_12", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_12", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_12", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_12", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_12", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_12", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_12", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_12", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_12", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_12", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_12", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_12", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_12", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_12", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_12", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_12", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_12", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_12", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_12", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_12", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_12", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_11", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_11", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_11", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_11", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_11", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_11", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_11", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_11", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_11", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_11", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_11", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_11", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_11", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_11", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_11", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_11", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_11", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_11", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_11", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_11", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_11", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_11", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_11", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_11", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_11", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_11", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_11", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_11", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_11", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_11", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_11", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_11", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_11", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_11", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_11", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_11", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_11", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_11", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_11", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_11", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_11", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_11", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_11", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_11", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_11", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_11", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_11", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_11", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_11", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_11", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_11", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_11", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_11", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_11", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_11", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_11", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_11", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_11", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_11", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_11", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_11", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_11", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_11", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_11", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_11", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_11", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_11", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_11", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_11", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_11", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_11", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_11", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_11", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_11", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_11", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_11", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_11", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_11", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_11", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_11", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_11", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_11", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_11", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_11", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_11", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_11", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_11", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_11", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_11", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_11", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_11", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_11", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_11", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_11", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_11", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_11", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_11", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_11", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_11", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_11", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_11", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_11", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_11", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_11", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_11", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_11", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_11", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_11", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_11", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_11", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_11", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_11", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_11", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_11", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_11", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_11", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_11", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_11", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_11", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_11", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_11", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_11", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_11", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_11", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_10", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_10", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_10", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_10", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_10", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_10", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_10", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_10", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_10", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_10", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_10", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_10", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_10", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_10", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_10", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_10", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_10", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_10", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_10", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_10", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_10", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_10", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_10", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_10", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_10", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_10", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_10", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_10", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_10", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_10", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_10", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_10", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_10", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_10", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_10", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_10", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_10", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_10", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_10", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_10", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_10", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_10", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_10", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_10", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_10", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_10", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_10", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_10", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_10", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_10", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_10", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_10", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_10", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_10", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_10", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_10", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_10", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_10", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_10", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_10", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_10", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_10", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_10", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_10", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_10", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_10", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_10", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_10", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_10", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_10", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_10", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_10", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_10", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_10", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_10", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_10", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_10", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_10", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_10", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_10", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_10", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_10", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_10", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_10", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_10", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_10", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_10", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_10", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_10", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_10", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_10", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_10", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_10", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_10", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_10", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_10", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_10", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_10", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_10", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_10", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_10", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_10", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_10", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_10", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_10", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_10", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_10", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_10", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_10", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_10", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_10", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_10", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_10", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_10", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_10", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_10", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_10", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_10", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_10", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_10", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_10", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_10", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_10", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_10", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_9", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_9", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_9", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_9", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_9", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_9", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_9", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_9", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_9", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_9", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_9", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_9", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_9", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_9", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_9", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_9", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_9", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_9", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_9", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_9", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_9", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_9", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_9", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_9", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_9", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_9", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_9", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_9", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_9", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_9", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_9", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_9", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_9", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_9", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_9", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_9", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_9", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_9", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_9", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_9", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_9", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_9", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_9", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_9", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_9", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_9", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_9", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_9", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_9", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_9", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_9", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_9", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_9", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_9", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_9", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_9", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_9", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_9", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_9", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_9", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_9", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_9", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_9", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_9", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_9", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_9", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_9", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_9", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_9", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_9", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_9", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_9", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_9", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_9", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_9", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_9", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_9", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_9", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_9", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_9", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_9", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_9", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_9", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_9", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_9", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_9", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_9", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_9", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_9", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_9", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_9", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_9", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_9", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_9", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_9", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_9", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_9", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_9", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_9", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_9", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_9", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_9", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_9", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_9", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_9", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_9", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_9", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_9", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_9", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_9", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_9", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_9", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_9", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_9", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_9", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_9", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_9", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_9", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_9", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_9", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_9", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_9", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_9", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_9", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_8", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_8", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_8", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_8", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_8", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_8", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_8", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_8", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_8", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_8", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_8", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_8", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_8", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_8", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_8", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_8", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_8", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_8", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_8", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_8", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_8", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_8", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_8", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_8", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_8", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_8", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_8", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_8", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_8", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_8", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_8", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_8", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_8", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_8", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_8", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_8", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_8", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_8", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_8", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_8", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_8", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_8", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_8", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_8", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_8", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_8", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_8", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_8", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_8", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_8", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_8", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_8", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_8", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_8", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_8", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_8", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_8", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_8", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_8", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_8", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_8", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_8", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_8", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_8", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_8", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_8", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_8", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_8", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_8", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_8", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_8", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_8", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_8", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_8", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_8", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_8", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_8", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_8", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_8", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_8", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_8", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_8", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_8", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_8", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_8", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_8", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_8", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_8", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_8", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_8", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_8", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_8", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_8", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_8", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_8", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_8", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_8", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_8", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_8", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_8", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_8", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_8", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_8", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_8", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_8", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_8", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_8", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_8", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_8", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_8", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_8", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_8", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_8", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_8", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_8", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_8", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_8", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_8", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_8", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_8", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_8", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_8", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_8", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_8", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_7", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_7", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_7", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_7", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_7", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_7", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_7", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_7", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_7", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_7", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_7", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_7", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_7", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_7", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_7", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_7", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_7", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_7", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_7", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_7", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_7", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_7", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_7", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_7", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_7", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_7", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_7", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_7", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_7", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_7", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_7", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_7", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_7", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_7", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_7", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_7", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_7", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_7", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_7", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_7", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_7", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_7", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_7", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_7", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_7", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_7", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_7", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_7", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_7", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_7", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_7", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_7", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_7", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_7", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_7", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_7", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_7", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_7", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_7", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_7", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_7", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_7", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_7", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_7", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_7", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_7", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_7", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_7", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_7", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_7", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_7", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_7", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_7", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_7", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_7", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_7", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_7", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_7", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_7", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_7", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_7", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_7", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_7", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_7", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_7", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_7", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_7", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_7", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_7", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_7", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_7", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_7", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_7", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_7", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_7", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_7", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_7", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_7", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_7", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_7", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_7", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_7", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_7", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_7", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_7", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_7", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_7", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_7", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_7", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_7", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_7", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_7", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_7", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_7", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_7", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_7", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_7", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_7", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_7", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_7", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_7", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_7", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_7", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_7", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_6", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_6", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_6", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_6", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_6", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_6", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_6", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_6", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_6", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_6", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_6", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_6", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_6", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_6", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_6", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_6", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_6", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_6", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_6", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_6", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_6", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_6", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_6", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_6", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_6", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_6", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_6", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_6", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_6", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_6", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_6", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_6", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_6", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_6", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_6", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_6", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_6", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_6", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_6", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_6", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_6", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_6", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_6", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_6", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_6", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_6", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_6", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_6", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_6", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_6", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_6", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_6", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_6", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_6", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_6", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_6", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_6", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_6", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_6", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_6", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_6", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_6", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_6", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_6", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_6", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_6", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_6", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_6", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_6", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_6", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_6", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_6", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_6", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_6", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_6", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_6", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_6", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_6", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_6", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_6", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_6", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_6", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_6", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_6", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_6", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_6", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_6", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_6", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_6", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_6", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_6", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_6", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_6", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_6", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_6", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_6", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_6", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_6", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_6", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_6", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_6", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_6", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_6", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_6", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_6", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_6", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_6", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_6", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_6", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_6", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_6", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_6", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_6", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_6", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_6", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_6", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_6", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_6", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_6", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_6", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_6", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_6", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_6", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_6", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_5", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_5", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_5", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_5", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_5", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_5", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_5", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_5", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_5", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_5", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_5", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_5", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_5", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_5", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_5", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_5", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_5", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_5", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_5", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_5", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_5", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_5", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_5", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_5", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_5", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_5", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_5", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_5", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_5", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_5", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_5", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_5", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_5", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_5", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_5", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_5", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_5", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_5", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_5", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_5", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_5", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_5", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_5", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_5", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_5", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_5", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_5", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_5", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_5", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_5", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_5", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_5", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_5", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_5", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_5", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_5", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_5", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_5", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_5", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_5", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_5", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_5", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_5", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_5", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_5", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_5", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_5", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_5", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_5", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_5", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_5", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_5", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_5", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_5", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_5", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_5", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_5", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_5", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_5", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_5", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_5", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_5", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_5", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_5", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_5", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_5", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_5", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_5", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_5", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_5", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_5", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_5", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_5", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_5", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_5", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_5", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_5", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_5", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_5", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_5", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_5", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_5", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_5", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_5", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_5", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_5", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_5", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_5", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_5", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_5", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_5", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_5", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_5", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_5", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_5", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_5", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_5", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_5", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_5", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_5", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_5", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_5", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_5", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_5", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 6 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_4", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_4", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_4", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_4", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_4", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_4", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_4", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_4", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_4", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_4", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_4", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_4", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_4", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_4", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_4", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_4", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_4", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_4", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_4", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_4", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_4", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_4", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_4", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_4", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_4", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_4", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_4", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_4", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_4", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_4", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_4", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_4", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_4", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_4", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_4", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_4", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_4", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_4", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_4", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_4", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_4", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_4", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_4", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_4", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_4", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_4", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_4", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_4", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_4", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_4", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_4", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_4", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_4", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_4", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_4", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_4", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_4", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_4", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_4", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_4", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_4", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_4", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_4", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_4", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_4", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_4", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_4", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_4", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_4", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_4", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_4", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_4", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_4", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_4", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_4", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_4", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_4", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_4", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_4", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_4", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_4", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_4", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_4", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_4", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_4", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_4", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_4", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_4", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_4", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_4", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_4", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_4", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_4", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_4", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_4", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_4", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_4", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_4", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_4", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_4", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_4", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_4", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_4", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_4", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_4", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_4", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_4", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_4", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_4", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_4", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_4", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_4", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_4", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_4", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_4", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_4", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_4", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_4", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_4", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_4", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_4", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_4", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_4", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_4", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 7 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_3", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_3", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_3", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_3", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_3", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_3", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_3", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_3", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_3", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_3", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_3", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_3", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_3", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_3", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_3", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_3", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_3", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_3", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_3", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_3", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_3", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_3", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_3", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_3", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_3", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_3", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_3", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_3", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_3", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_3", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_3", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_3", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_3", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_3", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_3", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_3", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_3", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_3", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_3", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_3", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_3", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_3", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_3", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_3", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_3", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_3", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_3", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_3", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_3", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_3", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_3", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_3", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_3", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_3", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_3", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_3", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_3", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_3", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_3", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_3", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_3", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_3", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_3", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_3", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_3", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_3", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_3", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_3", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_3", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_3", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_3", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_3", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_3", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_3", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_3", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_3", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_3", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_3", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_3", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_3", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_3", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_3", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_3", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_3", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_3", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_3", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_3", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_3", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_3", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_3", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_3", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_3", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_3", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_3", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_3", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_3", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_3", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_3", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_3", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_3", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_3", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_3", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_3", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_3", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_3", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_3", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_3", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_3", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_3", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_3", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_3", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_3", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_3", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_3", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_3", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_3", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_3", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_3", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_3", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_3", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_3", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_3", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_3", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_3", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 8 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_2", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_2", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_2", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_2", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_2", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_2", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_2", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_2", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_2", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_2", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_2", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_2", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_2", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_2", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_2", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_2", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_2", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_2", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_2", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_2", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_2", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_2", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_2", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_2", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_2", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_2", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_2", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_2", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_2", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_2", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_2", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_2", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_2", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_2", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_2", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_2", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_2", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_2", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_2", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_2", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_2", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_2", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_2", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_2", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_2", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_2", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_2", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_2", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_2", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_2", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_2", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_2", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_2", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_2", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_2", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_2", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_2", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_2", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_2", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_2", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_2", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_2", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_2", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_2", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_2", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_2", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_2", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_2", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_2", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_2", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_2", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_2", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_2", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_2", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_2", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_2", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_2", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_2", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_2", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_2", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_2", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_2", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_2", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_2", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_2", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_2", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_2", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_2", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_2", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_2", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_2", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_2", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_2", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_2", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_2", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_2", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_2", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_2", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_2", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_2", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_2", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_2", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_2", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_2", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_2", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_2", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_2", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_2", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_2", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_2", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_2", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_2", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_2", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_2", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_2", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_2", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_2", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_2", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_2", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_2", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_2", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_2", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_2", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_2", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 9 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_1", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_1", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_1", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_1", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_1", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_1", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_1", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_1", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_1", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_1", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_1", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_1", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_1", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_1", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_1", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_1", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_1", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_1", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_1", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_1", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_1", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_1", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_1", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_1", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_1", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_1", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_1", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_1", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_1", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_1", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_1", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_1", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_1", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_1", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_1", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_1", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_1", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_1", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_1", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_1", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_1", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_1", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_1", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_1", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_1", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_1", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_1", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_1", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_1", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_1", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_1", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_1", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_1", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_1", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_1", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_1", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_1", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_1", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_1", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_1", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_1", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_1", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_1", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_1", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_1", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_1", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_1", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_1", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_1", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_1", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_1", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_1", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_1", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_1", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_1", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_1", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_1", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_1", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_1", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_1", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_1", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_1", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_1", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_1", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_1", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_1", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_1", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_1", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_1", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_1", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_1", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_1", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_1", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_1", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_1", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_1", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_1", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_1", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_1", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_1", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_1", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_1", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_1", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_1", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_1", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_1", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_1", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_1", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_1", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_1", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_1", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_1", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_1", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_1", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_1", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_1", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_1", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_1", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_1", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_1", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_1", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_1", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_1", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_1", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 10 ], "tile_types": [ "CFG_CENTER_BOT", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_0", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_0", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_0", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_0", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_0", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_0", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_0", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_0", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_0", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_0", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_0", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_0", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_0", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_0", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_0", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_0", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_0", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_0", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_0", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_0", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_0", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_0", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_0", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_0", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_0", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_0", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_0", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_0", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_0", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_0", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_0", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_0", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_0", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_0", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_0", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_0", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_0", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_0", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_0", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_0", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_0", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_0", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_0", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_0", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_0", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_0", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_0", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_0", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_0", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_0", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_0", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_0", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_0", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_0", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_0", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_0", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_0", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_0", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_0", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_0", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_0", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_0", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_0", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_0", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_0", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_0", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_0", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_0", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_0", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_0", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_0", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_0", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_0", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_0", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_0", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_0", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_0", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_0", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_0", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_0", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_0", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_0", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_0", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_0", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_0", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_0", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_0", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_0", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_0", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_0", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_0", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_0", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_0", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_0", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_0", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_0", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_0", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_0", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_0", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_0", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_0", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_0", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_0", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_0", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_0", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_0", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_0", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_0", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_0", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_0", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_0", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_0", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_0", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_0", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_0", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_0", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_0", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_0", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_0", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_0", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_0", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_0", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_0", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_0", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ 1, -9 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_19", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_19", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_19", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_19", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_19", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_19", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_19", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_19", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_19", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_19", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_19", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_19", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_19", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_19", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_19", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_19", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_19", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_19", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_19", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_19", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_19", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_19", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_19", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_19", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_19", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_19", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_19", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_19", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_19", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_19", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_19", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_19", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_19", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_19", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_19", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_19", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_19", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_19", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_19", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_19", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_19", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_19", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_19", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_19", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_19", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_19", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_19", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_19", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_19", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_19", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_19", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_19", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_19", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_19", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_19", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_19", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_19", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_19", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_19", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_19", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_19", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_19", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_19", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_19", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_19", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_19", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_19", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_19", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_19", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_19", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_19", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_19", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_19", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_19", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_19", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_19", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_19", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_19", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_19", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_19", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_19", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_19", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_19", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_19", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_19", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_19", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_19", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_19", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_19", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_19", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_19", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_19", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_19", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_19", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_19", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_19", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_19", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_19", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_19", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_19", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_19", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_19", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_19", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_19", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_19", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_19", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_19", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_19", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_19", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_19", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_19", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_19", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B10_19", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_19", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_19", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_19", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_19", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_19", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_19", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_19", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_19", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_19", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_19", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_19", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_19", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_19", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_19", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_19", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_19", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_19", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_19", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_19", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_19", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_19", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_19", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_19", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_19", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_19", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_19", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_19", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_19", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_19", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_19", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_19", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_19", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_19", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_19", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_19", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_19", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_19", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_19", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_19", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_19", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_19", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_19", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_19", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_19", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_19", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_19", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_19", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_19", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_19", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_19", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_19", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_19", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_19", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_19", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_19", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_19", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_19", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_19", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_19", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_19", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_19", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_19", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_19", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_19", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_19", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_19", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_19", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_19", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_19", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_19", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_19", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_19", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_19", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_19", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_19", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_19", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_19", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_19", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_19", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_19", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_19", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_19", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_19", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_19", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_19", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_19", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_19", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_19", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_19", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_19", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_19", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_19", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_19", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -8 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_18", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_18", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_18", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_18", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_18", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_18", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_18", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_18", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_18", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_18", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_18", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_18", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_18", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_18", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_18", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_18", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_18", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_18", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_18", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_18", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_18", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_18", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_18", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_18", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_18", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_18", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_18", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_18", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_18", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_18", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_18", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_18", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_18", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_18", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_18", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_18", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_18", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_18", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_18", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_18", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_18", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_18", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_18", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_18", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_18", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_18", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_18", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_18", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_18", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_18", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_18", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_18", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_18", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_18", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_18", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_18", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_18", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_18", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_18", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_18", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_18", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_18", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_18", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_18", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_18", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_18", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_18", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_18", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_18", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_18", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_18", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_18", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_18", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_18", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_18", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_18", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_18", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_18", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_18", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_18", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_18", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_18", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_18", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_18", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_18", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_18", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_18", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_18", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_18", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_18", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_18", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_18", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_18", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_18", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_18", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_18", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_18", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_18", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_18", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_18", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_18", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_18", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_18", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_18", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_18", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_18", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_18", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_18", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_18", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_18", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_18", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_18", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_18", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_18", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_18", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_18", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_18", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_18", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_18", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_18", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_18", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_18", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_18", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_18", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_18", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_18", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_18", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_18", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_18", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_18", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_18", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_18", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_18", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_18", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_18", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_18", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_18", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_18", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_18", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_18", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_18", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_18", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_18", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_18", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_18", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_18", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_18", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_18", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_18", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_18", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_18", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_18", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_18", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_18", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_18", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_18", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_18", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_18", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_18", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_18", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_18", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_18", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_18", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_18", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_18", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_18", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_18", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_18", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_18", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_18", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_18", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_18", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_18", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_18", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_18", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_18", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_18", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_18", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_18", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_18", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_18", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_18", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_18", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_18", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_18", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_18", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_18", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_18", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_18", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_18", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_18", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_18", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_17", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_17", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_17", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_17", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_17", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_17", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_17", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_17", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_17", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_17", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_17", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_17", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_17", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_17", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_17", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_17", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_17", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_17", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_17", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_17", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_17", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_17", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_17", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_17", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_17", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_17", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_17", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_17", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_17", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_17", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_17", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_17", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_17", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_17", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_17", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_17", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_17", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_17", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_17", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_17", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_17", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_17", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_17", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_17", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_17", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_17", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_17", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_17", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_17", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_17", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_17", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_17", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_17", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_17", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_17", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_17", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_17", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_17", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_17", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_17", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_17", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_17", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_17", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_17", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_17", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_17", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_17", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_17", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_17", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_17", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_17", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_17", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_17", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_17", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_17", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_17", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_17", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_17", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_17", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_17", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_17", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_17", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_17", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_17", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_17", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_17", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_17", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_17", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_17", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_17", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_17", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_17", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_17", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_17", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_17", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_17", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_17", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_17", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_17", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_17", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_17", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_17", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_17", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_17", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_17", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_17", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_17", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_17", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_17", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_17", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_17", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_17", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_17", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_17", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_17", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_17", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_17", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_17", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_17", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_17", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_17", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_17", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_17", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_17", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_17", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_17", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_17", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_17", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_17", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_17", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_17", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_17", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_17", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_17", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_17", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_17", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_17", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_17", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_17", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_17", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_17", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_17", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_17", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_17", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_17", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_17", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_17", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_17", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_17", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_17", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_17", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_17", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_17", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_17", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_17", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_17", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_17", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_17", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_17", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_17", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_17", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_17", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_17", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_17", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_17", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_17", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_17", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_17", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_17", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_17", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_17", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_17", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_17", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_17", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_17", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_17", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_17", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_17", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_17", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_17", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_17", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_17", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_17", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_17", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_17", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_17", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_17", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_17", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_17", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_17", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_17", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_17", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_16", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_16", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_16", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_16", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_16", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_16", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_16", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_16", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_16", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_16", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_16", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_16", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_16", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_16", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_16", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_16", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_16", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_16", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_16", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_16", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_16", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_16", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_16", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_16", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_16", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_16", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_16", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_16", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_16", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_16", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_16", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_16", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_16", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_16", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_16", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_16", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_16", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_16", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_16", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_16", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_16", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_16", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_16", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_16", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_16", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_16", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_16", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_16", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_16", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_16", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_16", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_16", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_16", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_16", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_16", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_16", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_16", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_16", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_16", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_16", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_16", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_16", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_16", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_16", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_16", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_16", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_16", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_16", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_16", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_16", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_16", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_16", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_16", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_16", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_16", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_16", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_16", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_16", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_16", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_16", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_16", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_16", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_16", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_16", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_16", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_16", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_16", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_16", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_16", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_16", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_16", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_16", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_16", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_16", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_16", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_16", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_16", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_16", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_16", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_16", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_16", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_16", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_16", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_16", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_16", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_16", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_16", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_16", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_16", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_16", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_16", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_16", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_16", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_16", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_16", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_16", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_16", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_16", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_16", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_16", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_16", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_16", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_16", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_16", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_16", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_16", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_16", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_16", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_16", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_16", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_16", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_16", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_16", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_16", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_16", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_16", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_16", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_16", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_16", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_16", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_16", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_16", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_16", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_16", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_16", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_16", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_16", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_16", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_16", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_16", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_16", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_16", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_16", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_16", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_16", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_16", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_16", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_16", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_16", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_16", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_16", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_16", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_16", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_16", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_16", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_16", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_16", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_16", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_16", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_16", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_16", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_16", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_16", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_16", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_16", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_16", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_16", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_16", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_16", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_16", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_16", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_16", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_16", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_16", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_16", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_16", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_16", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_16", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_16", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_16", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_16", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_16", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_15", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_15", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_15", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_15", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_15", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_15", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_15", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_15", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_15", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_15", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_15", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_15", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_15", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_15", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_15", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_15", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_15", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_15", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_15", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_15", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_15", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_15", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_15", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_15", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_15", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_15", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_15", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_15", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_15", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_15", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_15", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_15", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_15", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_15", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_15", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_15", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_15", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_15", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_15", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_15", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_15", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_15", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_15", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_15", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_15", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_15", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_15", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_15", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_15", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_15", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_15", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_15", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_15", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_15", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_15", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_15", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_15", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_15", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_15", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_15", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_15", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_15", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_15", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_15", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_15", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_15", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_15", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_15", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_15", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_15", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_15", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_15", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_15", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_15", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_15", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_15", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_15", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_15", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_15", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_15", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_15", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_15", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_15", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_15", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_15", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_15", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_15", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_15", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_15", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_15", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_15", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_15", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_15", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_15", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_15", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_15", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_15", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_15", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_15", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_15", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_15", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_15", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_15", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_15", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_15", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_15", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_15", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_15", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_15", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_15", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_15", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_15", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_15", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_15", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_15", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_15", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_15", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_15", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_15", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_15", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_15", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_15", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_15", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_15", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_15", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_15", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_15", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_15", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_15", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_15", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_15", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_15", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_15", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_15", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_15", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_15", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_15", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_15", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_15", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_15", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_15", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_15", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_15", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_15", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_15", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_15", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_15", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_15", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_15", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_15", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_15", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_15", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_15", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_15", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_15", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_15", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_15", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_15", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_15", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_15", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_15", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_15", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_15", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_15", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_15", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_15", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_15", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_15", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_15", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_15", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_15", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_15", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_15", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_15", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_15", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_15", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_15", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_15", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_15", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_15", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_15", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_15", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_15", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_15", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_15", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_15", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_15", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_15", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_15", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_15", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_15", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_15", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_14", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_14", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_14", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_14", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_14", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_14", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_14", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_14", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_14", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_14", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_14", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_14", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_14", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_14", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_14", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_14", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_14", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_14", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_14", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_14", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_14", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_14", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_14", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_14", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_14", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_14", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_14", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_14", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_14", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_14", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_14", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_14", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_14", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_14", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_14", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_14", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_14", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_14", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_14", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_14", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_14", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_14", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_14", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_14", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_14", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_14", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_14", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_14", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_14", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_14", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_14", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_14", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_14", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_14", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_14", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_14", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_14", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_14", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_14", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_14", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_14", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_14", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_14", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_14", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_14", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_14", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_14", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_14", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_14", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_14", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_14", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_14", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_14", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_14", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_14", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_14", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_14", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_14", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_14", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_14", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_14", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_14", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_14", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_14", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_14", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_14", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_14", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_14", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_14", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_14", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_14", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_14", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_14", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_14", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_14", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_14", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_14", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_14", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_14", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_14", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_14", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_14", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_14", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_14", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_14", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_14", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_14", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_14", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_14", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_14", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_14", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_14", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_14", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_14", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_14", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_14", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_14", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_14", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_14", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_14", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_14", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_14", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_14", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_14", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_14", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_14", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_14", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_14", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_14", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_14", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_14", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_14", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_14", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_14", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_14", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_14", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_14", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_14", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_14", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_14", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_14", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_14", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_14", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_14", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_14", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_14", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_14", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_14", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_14", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_14", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_14", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_14", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_14", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_14", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_14", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_14", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_14", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_14", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_14", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_14", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_14", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_14", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_14", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_14", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_14", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_14", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_14", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_14", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_14", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_14", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_14", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_14", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_14", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_14", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_14", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_14", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_14", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_14", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_14", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_14", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_14", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_14", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_14", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_14", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_14", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_14", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_14", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_14", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_14", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_14", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_14", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_14", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_13", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_13", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_13", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_13", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_13", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_13", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_13", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_13", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_13", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_13", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_13", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_13", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_13", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_13", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_13", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_13", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_13", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_13", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_13", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_13", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_13", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_13", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_13", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_13", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_13", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_13", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_13", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_13", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_13", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_13", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_13", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_13", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_13", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_13", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_13", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_13", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_13", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_13", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_13", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_13", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_13", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_13", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_13", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_13", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_13", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_13", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_13", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_13", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_13", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_13", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_13", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_13", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_13", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_13", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_13", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_13", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_13", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_13", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_13", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_13", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_13", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_13", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_13", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_13", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_13", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_13", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_13", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_13", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_13", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_13", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_13", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_13", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_13", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_13", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_13", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_13", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_13", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_13", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_13", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_13", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_13", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_13", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_13", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_13", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_13", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_13", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_13", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_13", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_13", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_13", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_13", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_13", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_13", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_13", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_13", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_13", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_13", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_13", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_13", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_13", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_13", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_13", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_13", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_13", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_13", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_13", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_13", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_13", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_13", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_13", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_13", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_13", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_13", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_13", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_13", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_13", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_13", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_13", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_13", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_13", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_13", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_13", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_13", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_13", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_13", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_13", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_13", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_13", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_13", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_13", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_13", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_13", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_13", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_13", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_13", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_13", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_13", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_13", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_13", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_13", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_13", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_13", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_13", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_13", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_13", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_13", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_13", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_13", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_13", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_13", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_13", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_13", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_13", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_13", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_13", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_13", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_13", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_13", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_13", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_13", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_13", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_13", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_13", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_13", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_13", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_13", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_13", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_13", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_13", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_13", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_13", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_13", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_13", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_13", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_13", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_13", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_13", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_13", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_13", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_13", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_13", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_13", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_13", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_13", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_13", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_13", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_13", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_13", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_13", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_13", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_13", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_13", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_12", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_12", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_12", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_12", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_12", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_12", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_12", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_12", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_12", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_12", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_12", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_12", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_12", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_12", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_12", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_12", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_12", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_12", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_12", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_12", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_12", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_12", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_12", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_12", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_12", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_12", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_12", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_12", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_12", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_12", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_12", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_12", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_12", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_12", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_12", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_12", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_12", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_12", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_12", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_12", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_12", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_12", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_12", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_12", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_12", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_12", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_12", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_12", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_12", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_12", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_12", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_12", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_12", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_12", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_12", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_12", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_12", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_12", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_12", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_12", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_12", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_12", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_12", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_12", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_12", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_12", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_12", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_12", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_12", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_12", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_12", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_12", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_12", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_12", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_12", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_12", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_12", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_12", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_12", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_12", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_12", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_12", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_12", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_12", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_12", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_12", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_12", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_12", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_12", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_12", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_12", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_12", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_12", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_12", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_12", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_12", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_12", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_12", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_12", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_12", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_12", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_12", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_12", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_12", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_12", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_12", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_12", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_12", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_12", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_12", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_12", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_12", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_12", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_12", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_12", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_12", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_12", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_12", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_12", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_12", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_12", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_12", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_12", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_12", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_12", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_12", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_12", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_12", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_12", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_12", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_12", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_12", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_12", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_12", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_12", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_12", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_12", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_12", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_12", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_12", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_12", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_12", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_12", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_12", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_12", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_12", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_12", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_12", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_12", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_12", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_12", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_12", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_12", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_12", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_12", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_12", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_12", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_12", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_12", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_12", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_12", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_12", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_12", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_12", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_12", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_12", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_12", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_12", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_12", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_12", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_12", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_12", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_12", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_12", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_12", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_12", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_12", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_12", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_12", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_12", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_12", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_12", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_12", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_12", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_12", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_12", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_12", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_12", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_12", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_12", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_12", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_12", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_11", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_11", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_11", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_11", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_11", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_11", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_11", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_11", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_11", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_11", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_11", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_11", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_11", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_11", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_11", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_11", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_11", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_11", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_11", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_11", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_11", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_11", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_11", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_11", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_11", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_11", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_11", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_11", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_11", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_11", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_11", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_11", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_11", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_11", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_11", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_11", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_11", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_11", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_11", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_11", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_11", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_11", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_11", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_11", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_11", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_11", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_11", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_11", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_11", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_11", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_11", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_11", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_11", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_11", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_11", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_11", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_11", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_11", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_11", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_11", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_11", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_11", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_11", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_11", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_11", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_11", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_11", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_11", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_11", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_11", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_11", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_11", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_11", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_11", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_11", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_11", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_11", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_11", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_11", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_11", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_11", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_11", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_11", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_11", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_11", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_11", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_11", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_11", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_11", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_11", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_11", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_11", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_11", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_11", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_11", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_11", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_11", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_11", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_11", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_11", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_11", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_11", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_11", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_11", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_11", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_11", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_11", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_11", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_11", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_11", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_11", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_11", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_11", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_11", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_11", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_11", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_11", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_11", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_11", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_11", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_11", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_11", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_11", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_11", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_11", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_11", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_11", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_11", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_11", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_11", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_11", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_11", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_11", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_11", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_11", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_11", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_11", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_11", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_11", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_11", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_11", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_11", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_11", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_11", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_11", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_11", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_11", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_11", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_11", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_11", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_11", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_11", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_11", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_11", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_11", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_11", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_11", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_11", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_11", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_11", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_11", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_11", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_11", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_11", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_11", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_11", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_11", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_11", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_11", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_11", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_11", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_11", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_11", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_11", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_11", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_11", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_11", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_11", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_11", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_11", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_11", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_11", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_11", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_11", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_11", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_11", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_11", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_11", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_11", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_11", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_11", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_11", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_10", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_10", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_10", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_10", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_10", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_10", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_10", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_10", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_10", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_10", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_10", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_10", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_10", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_10", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_10", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_10", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_10", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_10", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_10", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_10", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_10", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_10", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_10", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_10", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_10", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_10", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_10", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_10", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_10", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_10", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_10", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_10", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_10", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_10", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_10", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_10", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_10", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_10", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_10", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_10", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_10", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_10", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_10", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_10", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_10", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_10", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_10", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_10", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_10", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_10", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_10", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_10", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_10", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_10", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_10", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_10", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_10", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_10", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_10", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_10", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_10", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_10", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_10", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_10", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_10", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_10", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_10", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_10", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_10", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_10", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_10", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_10", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_10", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_10", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_10", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_10", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_10", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_10", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_10", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_10", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_10", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_10", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_10", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_10", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_10", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_10", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_10", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_10", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_10", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_10", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_10", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_10", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_10", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_10", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_10", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_10", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_10", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_10", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_10", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_10", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_10", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_10", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_10", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_10", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_10", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_10", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_10", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_10", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_10", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_10", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_10", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_10", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_10", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_10", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_10", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_10", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_10", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_10", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_10", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_10", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_10", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_10", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_10", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_10", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_10", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_10", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_10", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_10", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_10", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_10", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_10", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_10", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_10", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_10", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_10", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_10", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_10", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_10", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_10", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_10", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_10", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_10", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_10", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_10", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_10", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_10", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_10", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_10", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_10", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_10", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_10", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_10", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_10", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_10", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_10", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_10", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_10", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_10", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_10", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_10", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_10", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_10", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_10", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_10", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_10", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_10", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_10", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_10", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_10", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_10", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_10", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_10", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_10", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_10", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_10", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_10", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_10", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_10", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_10", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_10", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_10", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_10", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_10", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_10", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_10", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_10", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_10", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_10", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_10", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_10", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_10", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_10", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_9", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_9", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_9", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_9", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_9", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_9", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_9", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_9", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_9", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_9", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_9", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_9", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_9", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_9", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_9", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_9", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_9", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_9", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_9", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_9", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_9", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_9", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_9", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_9", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_9", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_9", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_9", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_9", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_9", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_9", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_9", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_9", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_9", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_9", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_9", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_9", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_9", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_9", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_9", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_9", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_9", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_9", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_9", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_9", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_9", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_9", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_9", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_9", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_9", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_9", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_9", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_9", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_9", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_9", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_9", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_9", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_9", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_9", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_9", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_9", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_9", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_9", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_9", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_9", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_9", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_9", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_9", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_9", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_9", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_9", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_9", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_9", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_9", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_9", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_9", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_9", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_9", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_9", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_9", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_9", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_9", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_9", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_9", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_9", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_9", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_9", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_9", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_9", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_9", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_9", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_9", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_9", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_9", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_9", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_9", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_9", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_9", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_9", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_9", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_9", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_9", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_9", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_9", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_9", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_9", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_9", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_9", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_9", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_9", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_9", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_9", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_9", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_9", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_9", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_9", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_9", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_9", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_9", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_9", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_9", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_9", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_9", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_9", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_9", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_9", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_9", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_9", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_9", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_9", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_9", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_9", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_9", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_9", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_9", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_9", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_9", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_9", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_9", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_9", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_9", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_9", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_9", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_9", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_9", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_9", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_9", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_9", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_9", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_9", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_9", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_9", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_9", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_9", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_9", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_9", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_9", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_9", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_9", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_9", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_9", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_9", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_9", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_9", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_9", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_9", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_9", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_9", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_9", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_9", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_9", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_9", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_9", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_9", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_9", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_9", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_9", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_9", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_9", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_9", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_9", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_9", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_9", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_9", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_9", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_9", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_9", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_9", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_9", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_9", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_9", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_9", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_9", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_8", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_8", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_8", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_8", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_8", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_8", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_8", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_8", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_8", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_8", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_8", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_8", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_8", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_8", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_8", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_8", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_8", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_8", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_8", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_8", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_8", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_8", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_8", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_8", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_8", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_8", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_8", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_8", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_8", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_8", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_8", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_8", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_8", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_8", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_8", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_8", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_8", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_8", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_8", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_8", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_8", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_8", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_8", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_8", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_8", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_8", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_8", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_8", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_8", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_8", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_8", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_8", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_8", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_8", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_8", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_8", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_8", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_8", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_8", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_8", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_8", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_8", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_8", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_8", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_8", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_8", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_8", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_8", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_8", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_8", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_8", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_8", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_8", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_8", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_8", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_8", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_8", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_8", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_8", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_8", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_8", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_8", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_8", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_8", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_8", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_8", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_8", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_8", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_8", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_8", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_8", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_8", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_8", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_8", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_8", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_8", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_8", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_8", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_8", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_8", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_8", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_8", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_8", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_8", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_8", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_8", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_8", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_8", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_8", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_8", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_8", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_8", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_8", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_8", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_8", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_8", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_8", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_8", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_8", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_8", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_8", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_8", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_8", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_8", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_8", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_8", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_8", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_8", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_8", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_8", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_8", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_8", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_8", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_8", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_8", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_8", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_8", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_8", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_8", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_8", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_8", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_8", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_8", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_8", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_8", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_8", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_8", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_8", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_8", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_8", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_8", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_8", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_8", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_8", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_8", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_8", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_8", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_8", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_8", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_8", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_8", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_8", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_8", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_8", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_8", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_8", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_8", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_8", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_8", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_8", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_8", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_8", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_8", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_8", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_8", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_8", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_8", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_8", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_8", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_8", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_8", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_8", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_8", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_8", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_8", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_8", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_8", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_8", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_8", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_8", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_8", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_8", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_7", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_7", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_7", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_7", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_7", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_7", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_7", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_7", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_7", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_7", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_7", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_7", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_7", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_7", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_7", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_7", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_7", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_7", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_7", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_7", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_7", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_7", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_7", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_7", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_7", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_7", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_7", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_7", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_7", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_7", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_7", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_7", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_7", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_7", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_7", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_7", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_7", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_7", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_7", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_7", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_7", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_7", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_7", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_7", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_7", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_7", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_7", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_7", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_7", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_7", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_7", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_7", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_7", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_7", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_7", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_7", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_7", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_7", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_7", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_7", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_7", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_7", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_7", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_7", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_7", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_7", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_7", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_7", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_7", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_7", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_7", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_7", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_7", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_7", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_7", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_7", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_7", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_7", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_7", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_7", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_7", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_7", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_7", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_7", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_7", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_7", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_7", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_7", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_7", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_7", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_7", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_7", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_7", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_7", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_7", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_7", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_7", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_7", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_7", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_7", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_7", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_7", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_7", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_7", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_7", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_7", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_7", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_7", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_7", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_7", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_7", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_7", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_7", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_7", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_7", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_7", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_7", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_7", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_7", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_7", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_7", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_7", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_7", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_7", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_7", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_7", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_7", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_7", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_7", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_7", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_7", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_7", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_7", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_7", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_7", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_7", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_7", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_7", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_7", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_7", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_7", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_7", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_7", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_7", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_7", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_7", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_7", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_7", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_7", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_7", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_7", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_7", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_7", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_7", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_7", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_7", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_7", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_7", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_7", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_7", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_7", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_7", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_7", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_7", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_7", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_7", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_7", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_7", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_7", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_7", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_7", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_7", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_7", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_7", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_7", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_7", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_7", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_7", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_7", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_7", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_7", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_7", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_7", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_7", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_7", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_7", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_7", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_7", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_7", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_7", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_7", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_7", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_6", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_6", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_6", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_6", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_6", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_6", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_6", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_6", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_6", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_6", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_6", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_6", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_6", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_6", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_6", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_6", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_6", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_6", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_6", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_6", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_6", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_6", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_6", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_6", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_6", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_6", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_6", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_6", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_6", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_6", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_6", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_6", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_6", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_6", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_6", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_6", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_6", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_6", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_6", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_6", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_6", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_6", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_6", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_6", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_6", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_6", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_6", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_6", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_6", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_6", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_6", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_6", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_6", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_6", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_6", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_6", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_6", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_6", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_6", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_6", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_6", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_6", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_6", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_6", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_6", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_6", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_6", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_6", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_6", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_6", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_6", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_6", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_6", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_6", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_6", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_6", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_6", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_6", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_6", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_6", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_6", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_6", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_6", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_6", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_6", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_6", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_6", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_6", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_6", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_6", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_6", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_6", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_6", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_6", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_6", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_6", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_6", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_6", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_6", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_6", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_6", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_6", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_6", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_6", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_6", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_6", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_6", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_6", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_6", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_6", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_6", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_6", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_6", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_6", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_6", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_6", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_6", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_6", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_6", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_6", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_6", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_6", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_6", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_6", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_6", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_6", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_6", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_6", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_6", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_6", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_6", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_6", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_6", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_6", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_6", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_6", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_6", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_6", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_6", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_6", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_6", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_6", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_6", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_6", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_6", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_6", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_6", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_6", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_6", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_6", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_6", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_6", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_6", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_6", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_6", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_6", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_6", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_6", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_6", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_6", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_6", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_6", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_6", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_6", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_6", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_6", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_6", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_6", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_6", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_6", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_6", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_6", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_6", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_6", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_6", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_6", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_6", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_6", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_6", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_6", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_6", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_6", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_6", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_6", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_6", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_6", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_6", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_6", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_6", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_6", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_6", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_6", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_5", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_5", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_5", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_5", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_5", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_5", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_5", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_5", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_5", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_5", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_5", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_5", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_5", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_5", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_5", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_5", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_5", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_5", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_5", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_5", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_5", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_5", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_5", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_5", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_5", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_5", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_5", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_5", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_5", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_5", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_5", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_5", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_5", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_5", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_5", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_5", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_5", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_5", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_5", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_5", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_5", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_5", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_5", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_5", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_5", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_5", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_5", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_5", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_5", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_5", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_5", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_5", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_5", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_5", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_5", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_5", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_5", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_5", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_5", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_5", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_5", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_5", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_5", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_5", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_5", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_5", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_5", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_5", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_5", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_5", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_5", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_5", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_5", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_5", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_5", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_5", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_5", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_5", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_5", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_5", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_5", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_5", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_5", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_5", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_5", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_5", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_5", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_5", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_5", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_5", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_5", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_5", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_5", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_5", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_5", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_5", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_5", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_5", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_5", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_5", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_5", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_5", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_5", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_5", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_5", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_5", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_5", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_5", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_5", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_5", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_5", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_5", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_5", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_5", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_5", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_5", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_5", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_5", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_5", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_5", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_5", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_5", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_5", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_5", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_5", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_5", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_5", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_5", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_5", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_5", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_5", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_5", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_5", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_5", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_5", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_5", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_5", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_5", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_5", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_5", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_5", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_5", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_5", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_5", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_5", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_5", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_5", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_5", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_5", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_5", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_5", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_5", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_5", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_5", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_5", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_5", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_5", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_5", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_5", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_5", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_5", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_5", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_5", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_5", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_5", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_5", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_5", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_5", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_5", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_5", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_5", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_5", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_5", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_5", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_5", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_5", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_5", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_5", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_5", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_5", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_5", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_5", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_5", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_5", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_5", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_5", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_5", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_5", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_5", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_5", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_5", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_5", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 6 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_4", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_4", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_4", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_4", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_4", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_4", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_4", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_4", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_4", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_4", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_4", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_4", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_4", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_4", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_4", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_4", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_4", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_4", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_4", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_4", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_4", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_4", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_4", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_4", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_4", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_4", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_4", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_4", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_4", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_4", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_4", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_4", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_4", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_4", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_4", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_4", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_4", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_4", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_4", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_4", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_4", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_4", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_4", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_4", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_4", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_4", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_4", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_4", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_4", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_4", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_4", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_4", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_4", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_4", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_4", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_4", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_4", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_4", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_4", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_4", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_4", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_4", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_4", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_4", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_4", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_4", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_4", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_4", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_4", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_4", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_4", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_4", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_4", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_4", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_4", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_4", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_4", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_4", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_4", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_4", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_4", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_4", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_4", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_4", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_4", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_4", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_4", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_4", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_4", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_4", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_4", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_4", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_4", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_4", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_4", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_4", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_4", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_4", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_4", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_4", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_4", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_4", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_4", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_4", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_4", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_4", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_4", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_4", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_4", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_4", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_4", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_4", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_4", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_4", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_4", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_4", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_4", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_4", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_4", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_4", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_4", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_4", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_4", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_4", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_4", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_4", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_4", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_4", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_4", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_4", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_4", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_4", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_4", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_4", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_4", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_4", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_4", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_4", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_4", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_4", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_4", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_4", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_4", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_4", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_4", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_4", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_4", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_4", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_4", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_4", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_4", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_4", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_4", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_4", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_4", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_4", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_4", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_4", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_4", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_4", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_4", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_4", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_4", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_4", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_4", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_4", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_4", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_4", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_4", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_4", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_4", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_4", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_4", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_4", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_4", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_4", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_4", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_4", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_4", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_4", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_4", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_4", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_4", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_4", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_4", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_4", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_4", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_4", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_4", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_4", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_4", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_4", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 7 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_3", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_3", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_3", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_3", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_3", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_3", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_3", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_3", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_3", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_3", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_3", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_3", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_3", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_3", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_3", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_3", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_3", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_3", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_3", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_3", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_3", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_3", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_3", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_3", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_3", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_3", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_3", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_3", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_3", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_3", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_3", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_3", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_3", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_3", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_3", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_3", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_3", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_3", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_3", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_3", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_3", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_3", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_3", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_3", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_3", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_3", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_3", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_3", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_3", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_3", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_3", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_3", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_3", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_3", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_3", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_3", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_3", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_3", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_3", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_3", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_3", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_3", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_3", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_3", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_3", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_3", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_3", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_3", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_3", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_3", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_3", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_3", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_3", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_3", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_3", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_3", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_3", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_3", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_3", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_3", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_3", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_3", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_3", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_3", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_3", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_3", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_3", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_3", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_3", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_3", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_3", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_3", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_3", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_3", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_3", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_3", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_3", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_3", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_3", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_3", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_3", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_3", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_3", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_3", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_3", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_3", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_3", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_3", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_3", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_3", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_3", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_3", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_3", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_3", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_3", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_3", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_3", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_3", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_3", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_3", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_3", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_3", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_3", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_3", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_3", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_3", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_3", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_3", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_3", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_3", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_3", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_3", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_3", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_3", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_3", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_3", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_3", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_3", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_3", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_3", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_3", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_3", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_3", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_3", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_3", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_3", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_3", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_3", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_3", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_3", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_3", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_3", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_3", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_3", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_3", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_3", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_3", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_3", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_3", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_3", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_3", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_3", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_3", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_3", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_3", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_3", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_3", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_3", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_3", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_3", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_3", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_3", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_3", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_3", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_3", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_3", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_3", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_3", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_3", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_3", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_3", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_3", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_3", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_3", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_3", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_3", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_3", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_3", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_3", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_3", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_3", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 8 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_2", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_2", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_2", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_2", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_2", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_2", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_2", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_2", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_2", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_2", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_2", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_2", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_2", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_2", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_2", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_2", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_2", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_2", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_2", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_2", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_2", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_2", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_2", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_2", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_2", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_2", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_2", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_2", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_2", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_2", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_2", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_2", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_2", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_2", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_2", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_2", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_2", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_2", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_2", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_2", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_2", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_2", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_2", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_2", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_2", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_2", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_2", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_2", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_2", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_2", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_2", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_2", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_2", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_2", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_2", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_2", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_2", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_2", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_2", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_2", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_2", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_2", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_2", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_2", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_2", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_2", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_2", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_2", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_2", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_2", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_2", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_2", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_2", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_2", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_2", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_2", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_2", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_2", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_2", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_2", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_2", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_2", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_2", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_2", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_2", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_2", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_2", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_2", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_2", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_2", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_2", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_2", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_2", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_2", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_2", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_2", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_2", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_2", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_2", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_2", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_2", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_2", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_2", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_2", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_2", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_2", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_2", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_2", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_2", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_2", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_2", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_2", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_2", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_2", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_2", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_2", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_2", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_2", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_2", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_2", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_2", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_2", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_2", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_2", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_2", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_2", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_2", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_2", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_2", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_2", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_2", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_2", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_2", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_2", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_2", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_2", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_2", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_2", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_2", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_2", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_2", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_2", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_2", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_2", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_2", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_2", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_2", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_2", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_2", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_2", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_2", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_2", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_2", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_2", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_2", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_2", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_2", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_2", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_2", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_2", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_2", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_2", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_2", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_2", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_2", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_2", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_2", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_2", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_2", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_2", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_2", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_2", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_2", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_2", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_2", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_2", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_2", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_2", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_2", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_2", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_2", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_2", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_2", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_2", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_2", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_2", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_2", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_2", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_2", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_2", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_2", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_2", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 9 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_1", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_1", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_1", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_1", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_1", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_1", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_1", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_1", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_1", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_1", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_1", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_1", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_1", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_1", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_1", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_1", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_1", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_1", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_1", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_1", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_1", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_1", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_1", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_1", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_1", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_1", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_1", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_1", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_1", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_1", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_1", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_1", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_1", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_1", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_1", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_1", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_1", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_1", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_1", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_1", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_1", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_1", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_1", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_1", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_1", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_1", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_1", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_1", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_1", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_1", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_1", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_1", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_1", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_1", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_1", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_1", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_1", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_1", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_1", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_1", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_1", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_1", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_1", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_1", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_1", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_1", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_1", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_1", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_1", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_1", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_1", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_1", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_1", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_1", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_1", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_1", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_1", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_1", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_1", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_1", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_1", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_1", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_1", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_1", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_1", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_1", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_1", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_1", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_1", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_1", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_1", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_1", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_1", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_1", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_1", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_1", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_1", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_1", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_1", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_1", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_1", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_1", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_1", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_1", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_1", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_1", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_1", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_1", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_1", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_1", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_1", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_1", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_1", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_1", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_1", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_1", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_1", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_1", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_1", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_1", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_1", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_1", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_1", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_1", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_1", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_1", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_1", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_1", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_1", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_1", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_1", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_1", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_1", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_1", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_1", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_1", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_1", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_1", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_1", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_1", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_1", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_1", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_1", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_1", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_1", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_1", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_1", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_1", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_1", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_1", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_1", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_1", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_1", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_1", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_1", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_1", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_1", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_1", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_1", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_1", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_1", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_1", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_1", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_1", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_1", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_1", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_1", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_1", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_1", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_1", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_1", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_1", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_1", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_1", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_1", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_1", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_1", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_1", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_1", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_1", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_1", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_1", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_1", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_1", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_1", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_1", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_1", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_1", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_1", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_1", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_1", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_1", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 10 ], "tile_types": [ "CFG_CENTER_BOT", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_0", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_0", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_0", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_0", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_0", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_0", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_0", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_0", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_0", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_0", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_0", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_0", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_0", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_0", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_0", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_0", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_0", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_0", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_0", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_0", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_0", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_0", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_0", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_0", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_0", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_0", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_0", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_0", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_0", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_0", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_0", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_0", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_0", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_0", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_0", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_0", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_0", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_0", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_0", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_0", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_0", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_0", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_0", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_0", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_0", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_0", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_0", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_0", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_0", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_0", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_0", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_0", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_0", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_0", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_0", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_0", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_0", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_0", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_0", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_0", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_0", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_0", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_0", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_0", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_0", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_0", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_0", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_0", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_0", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_0", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_0", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_0", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_0", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_0", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_0", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_0", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_0", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_0", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_0", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_0", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_0", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_0", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_0", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_0", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_0", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_0", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_0", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_0", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_0", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_0", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_0", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_0", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_0", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_0", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_0", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_0", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_0", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_0", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_0", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_0", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_0", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_0", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_0", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_0", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_0", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_0", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_0", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_0", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_0", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_0", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_0", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_0", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_0", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_0", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_0", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_0", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_0", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_0", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_0", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_0", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_0", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_0", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_0", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_0", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_0", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_0", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_0", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_0", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_0", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_0", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_0", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_0", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_0", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_0", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_0", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_0", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_0", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_0", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_0", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_0", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_0", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_0", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_0", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_0", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_0", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_0", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_0", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_0", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_0", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_0", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_0", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_0", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_0", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_0", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_0", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_0", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_0", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_0", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_0", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_0", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_0", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_0", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_0", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_0", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_0", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_0", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_0", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_0", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_0", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_0", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_0", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_0", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_0", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_0", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_0", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_0", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_0", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_0", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_0", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_0", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_0", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_0", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_0", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_0", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_0", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_0", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_0", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_0", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_0", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_0", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_0", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_0", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 0, -10 ], "tile_types": [ "CFG_CENTER_MID", "CFG_CENTER_TOP" ], "wire_pairs": [ [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA11", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA11" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA12", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA12" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA13", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA13" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA14", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA14" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA15", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA15" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA16", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA16" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA17", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA17" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA18", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA18" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA19", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA19" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA20", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA20" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA21", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA21" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA22", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA22" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA23", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA23" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA24", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA24" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA25", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA25" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA26", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA26" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA27", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA27" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA28", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA28" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA29", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA29" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA30", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA30" ], [ "CFG_CENTER_MID_CFG_IO_ACCESS_CFGDATA31", "CFG_CENTER_TOP_CFG_IO_ACCESS_CFGDATA31" ], [ "CFG_CENTER_MID_DNA_PORT_CLK", "CFG_CENTER_TOP_DNA_PORT_CLK" ], [ "CFG_CENTER_MID_ICAP1_CLK", "CFG_CENTER_TOP_ICAP1_CLK" ] ] }, { "grid_deltas": [ -1, 6 ], "tile_types": [ "CFG_CENTER_MID", "HCLK_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_CK_BUFHCLK0", "HCLK_FEEDTHRU_2_CK_BUFHCLK0" ], [ "CFG_CENTER_CK_BUFHCLK1", "HCLK_FEEDTHRU_2_CK_BUFHCLK1" ], [ "CFG_CENTER_CK_BUFHCLK2", "HCLK_FEEDTHRU_2_CK_BUFHCLK2" ], [ "CFG_CENTER_CK_BUFHCLK3", "HCLK_FEEDTHRU_2_CK_BUFHCLK3" ], [ "CFG_CENTER_CK_BUFHCLK4", "HCLK_FEEDTHRU_2_CK_BUFHCLK4" ], [ "CFG_CENTER_CK_BUFHCLK5", "HCLK_FEEDTHRU_2_CK_BUFHCLK5" ], [ "CFG_CENTER_CK_BUFHCLK6", "HCLK_FEEDTHRU_2_CK_BUFHCLK6" ], [ "CFG_CENTER_CK_BUFHCLK7", "HCLK_FEEDTHRU_2_CK_BUFHCLK7" ], [ "CFG_CENTER_CK_BUFHCLK8", "HCLK_FEEDTHRU_2_CK_BUFHCLK8" ], [ "CFG_CENTER_CK_BUFHCLK9", "HCLK_FEEDTHRU_2_CK_BUFHCLK9" ], [ "CFG_CENTER_CK_BUFHCLK10", "HCLK_FEEDTHRU_2_CK_BUFHCLK10" ], [ "CFG_CENTER_CK_BUFHCLK11", "HCLK_FEEDTHRU_2_CK_BUFHCLK11" ], [ "CFG_CENTER_CK_BUFRCLK0", "HCLK_FEEDTHRU_2_CK_BUFRCLK0" ], [ "CFG_CENTER_CK_BUFRCLK1", "HCLK_FEEDTHRU_2_CK_BUFRCLK1" ], [ "CFG_CENTER_CK_BUFRCLK2", "HCLK_FEEDTHRU_2_CK_BUFRCLK2" ], [ "CFG_CENTER_CK_BUFRCLK3", "HCLK_FEEDTHRU_2_CK_BUFRCLK3" ], [ "CFG_CENTER_CK_IN0", "HCLK_FEEDTHRU_2_CK_IN0" ], [ "CFG_CENTER_CK_IN1", "HCLK_FEEDTHRU_2_CK_IN1" ], [ "CFG_CENTER_CK_IN2", "HCLK_FEEDTHRU_2_CK_IN2" ], [ "CFG_CENTER_CK_IN3", "HCLK_FEEDTHRU_2_CK_IN3" ], [ "CFG_CENTER_CK_IN4", "HCLK_FEEDTHRU_2_CK_IN4" ], [ "CFG_CENTER_CK_IN5", "HCLK_FEEDTHRU_2_CK_IN5" ], [ "CFG_CENTER_CK_IN6", "HCLK_FEEDTHRU_2_CK_IN6" ], [ "CFG_CENTER_CK_IN7", "HCLK_FEEDTHRU_2_CK_IN7" ], [ "CFG_CENTER_CK_IN8", "HCLK_FEEDTHRU_2_CK_IN8" ], [ "CFG_CENTER_CK_IN9", "HCLK_FEEDTHRU_2_CK_IN9" ], [ "CFG_CENTER_CK_IN10", "HCLK_FEEDTHRU_2_CK_IN10" ], [ "CFG_CENTER_CK_IN11", "HCLK_FEEDTHRU_2_CK_IN11" ], [ "CFG_CENTER_CK_IN12", "HCLK_FEEDTHRU_2_CK_IN12" ], [ "CFG_CENTER_CK_IN13", "HCLK_FEEDTHRU_2_CK_IN13" ] ] }, { "grid_deltas": [ 1, 6 ], "tile_types": [ "CFG_CENTER_MID", "HCLK_VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_CK_BUFHCLK0", "HCLK_VFRAME_CK_BUFHCLK0" ], [ "CFG_CENTER_CK_BUFHCLK1", "HCLK_VFRAME_CK_BUFHCLK1" ], [ "CFG_CENTER_CK_BUFHCLK2", "HCLK_VFRAME_CK_BUFHCLK2" ], [ "CFG_CENTER_CK_BUFHCLK3", "HCLK_VFRAME_CK_BUFHCLK3" ], [ "CFG_CENTER_CK_BUFHCLK4", "HCLK_VFRAME_CK_BUFHCLK4" ], [ "CFG_CENTER_CK_BUFHCLK5", "HCLK_VFRAME_CK_BUFHCLK5" ], [ "CFG_CENTER_CK_BUFHCLK6", "HCLK_VFRAME_CK_BUFHCLK6" ], [ "CFG_CENTER_CK_BUFHCLK7", "HCLK_VFRAME_CK_BUFHCLK7" ], [ "CFG_CENTER_CK_BUFHCLK8", "HCLK_VFRAME_CK_BUFHCLK8" ], [ "CFG_CENTER_CK_BUFHCLK9", "HCLK_VFRAME_CK_BUFHCLK9" ], [ "CFG_CENTER_CK_BUFHCLK10", "HCLK_VFRAME_CK_BUFHCLK10" ], [ "CFG_CENTER_CK_BUFHCLK11", "HCLK_VFRAME_CK_BUFHCLK11" ], [ "CFG_CENTER_CK_BUFRCLK0", "HCLK_VFRAME_CK_BUFRCLK0" ], [ "CFG_CENTER_CK_BUFRCLK1", "HCLK_VFRAME_CK_BUFRCLK1" ], [ "CFG_CENTER_CK_BUFRCLK2", "HCLK_VFRAME_CK_BUFRCLK2" ], [ "CFG_CENTER_CK_BUFRCLK3", "HCLK_VFRAME_CK_BUFRCLK3" ], [ "CFG_CENTER_CK_IN0", "HCLK_VFRAME_CK_IN0" ], [ "CFG_CENTER_CK_IN1", "HCLK_VFRAME_CK_IN1" ], [ "CFG_CENTER_CK_IN2", "HCLK_VFRAME_CK_IN2" ], [ "CFG_CENTER_CK_IN3", "HCLK_VFRAME_CK_IN3" ], [ "CFG_CENTER_CK_IN4", "HCLK_VFRAME_CK_IN4" ], [ "CFG_CENTER_CK_IN5", "HCLK_VFRAME_CK_IN5" ], [ "CFG_CENTER_CK_IN6", "HCLK_VFRAME_CK_IN6" ], [ "CFG_CENTER_CK_IN7", "HCLK_VFRAME_CK_IN7" ], [ "CFG_CENTER_CK_IN8", "HCLK_VFRAME_CK_IN8" ], [ "CFG_CENTER_CK_IN9", "HCLK_VFRAME_CK_IN9" ], [ "CFG_CENTER_CK_IN10", "HCLK_VFRAME_CK_IN10" ], [ "CFG_CENTER_CK_IN11", "HCLK_VFRAME_CK_IN11" ], [ "CFG_CENTER_CK_IN12", "HCLK_VFRAME_CK_IN12" ], [ "CFG_CENTER_CK_IN13", "HCLK_VFRAME_CK_IN13" ] ] }, { "grid_deltas": [ -1, -9 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_19", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_19", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_19", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_19", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_19", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_19", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_19", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_19", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_19", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_19", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_19", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_19", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_19", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_19", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_19", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_19", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_19", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_19", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_19", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_19", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_19", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_19", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_19", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_19", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_19", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_19", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_19", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_19", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_19", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_19", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_19", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_19", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_19", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_19", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_19", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_19", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_19", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_19", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_19", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_19", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_19", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_19", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_19", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_19", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_19", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_19", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_19", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_19", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_19", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_19", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_19", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_19", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_19", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_19", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_19", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_19", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_19", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_19", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_19", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_19", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_19", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_19", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_19", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_19", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_19", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_19", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_19", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_19", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_19", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_19", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_19", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_19", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_19", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_19", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_19", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_19", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_19", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_19", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_19", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_19", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_19", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_19", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_19", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_19", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_19", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_19", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_19", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_19", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_19", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_19", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_19", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_19", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_19", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_19", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_19", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_19", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_19", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_19", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_19", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_19", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_19", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_19", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_19", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_19", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_19", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_19", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_19", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_19", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_19", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_19", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_19", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_19", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_19", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_19", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_19", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_19", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_19", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_19", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_19", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_19", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_19", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_19", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_19", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_19", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -8 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_18", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_18", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_18", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_18", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_18", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_18", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_18", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_18", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_18", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_18", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_18", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_18", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_18", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_18", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_18", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_18", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_18", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_18", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_18", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_18", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_18", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_18", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_18", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_18", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_18", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_18", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_18", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_18", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_18", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_18", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_18", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_18", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_18", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_18", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_18", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_18", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_18", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_18", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_18", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_18", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_18", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_18", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_18", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_18", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_18", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_18", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_18", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_18", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_18", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_18", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_18", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_18", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_18", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_18", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_18", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_18", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_18", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_18", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_18", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_18", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_18", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_18", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_18", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_18", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_18", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_18", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_18", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_18", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_18", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_18", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_18", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_18", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_18", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_18", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_18", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_18", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_18", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_18", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_18", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_18", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_18", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_18", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_18", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_18", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_18", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_18", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_18", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_18", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_18", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_18", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_18", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_18", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_18", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_18", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_18", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_18", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_18", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_18", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_18", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_18", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_18", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_18", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_18", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_18", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_18", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_18", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_18", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_18", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_18", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_18", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_18", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_18", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_18", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_18", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_18", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_18", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_18", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_18", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_18", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_18", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_18", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_18", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_18", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_18", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_17", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_17", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_17", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_17", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_17", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_17", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_17", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_17", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_17", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_17", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_17", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_17", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_17", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_17", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_17", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_17", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_17", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_17", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_17", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_17", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_17", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_17", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_17", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_17", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_17", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_17", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_17", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_17", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_17", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_17", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_17", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_17", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_17", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_17", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_17", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_17", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_17", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_17", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_17", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_17", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_17", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_17", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_17", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_17", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_17", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_17", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_17", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_17", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_17", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_17", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_17", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_17", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_17", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_17", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_17", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_17", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_17", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_17", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_17", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_17", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_17", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_17", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_17", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_17", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_17", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_17", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_17", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_17", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_17", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_17", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_17", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_17", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_17", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_17", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_17", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_17", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_17", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_17", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_17", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_17", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_17", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_17", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_17", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_17", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_17", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_17", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_17", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_17", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_17", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_17", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_17", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_17", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_17", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_17", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_17", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_17", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_17", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_17", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_17", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_17", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_17", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_17", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_17", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_17", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_17", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_17", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_17", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_17", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_17", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_17", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_17", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_17", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_17", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_17", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_17", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_17", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_17", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_17", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_17", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_17", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_17", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_17", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_17", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_17", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_16", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_16", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_16", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_16", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_16", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_16", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_16", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_16", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_16", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_16", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_16", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_16", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_16", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_16", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_16", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_16", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_16", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_16", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_16", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_16", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_16", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_16", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_16", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_16", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_16", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_16", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_16", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_16", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_16", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_16", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_16", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_16", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_16", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_16", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_16", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_16", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_16", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_16", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_16", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_16", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_16", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_16", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_16", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_16", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_16", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_16", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_16", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_16", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_16", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_16", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_16", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_16", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_16", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_16", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_16", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_16", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_16", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_16", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_16", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_16", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_16", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_16", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_16", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_16", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_16", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_16", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_16", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_16", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_16", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_16", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_16", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_16", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_16", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_16", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_16", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_16", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_16", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_16", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_16", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_16", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_16", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_16", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_16", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_16", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_16", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_16", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_16", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_16", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_16", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_16", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_16", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_16", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_16", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_16", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_16", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_16", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_16", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_16", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_16", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_16", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_16", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_16", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_16", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_16", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_16", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_16", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_16", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_16", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_16", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_16", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_16", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_16", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_16", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_16", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_16", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_16", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_16", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_16", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_16", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_16", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_16", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_16", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_16", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_16", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_15", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_15", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_15", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_15", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_15", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_15", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_15", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_15", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_15", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_15", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_15", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_15", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_15", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_15", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_15", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_15", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_15", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_15", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_15", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_15", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_15", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_15", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_15", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_15", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_15", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_15", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_15", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_15", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_15", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_15", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_15", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_15", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_15", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_15", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_15", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_15", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_15", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_15", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_15", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_15", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_15", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_15", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_15", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_15", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_15", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_15", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_15", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_15", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_15", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_15", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_15", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_15", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_15", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_15", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_15", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_15", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_15", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_15", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_15", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_15", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_15", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_15", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_15", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_15", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_15", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_15", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_15", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_15", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_15", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_15", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_15", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_15", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_15", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_15", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_15", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_15", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_15", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_15", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_15", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_15", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_15", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_15", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_15", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_15", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_15", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_15", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_15", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_15", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_15", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_15", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_15", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_15", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_15", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_15", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_15", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_15", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_15", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_15", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_15", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_15", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_15", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_15", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_15", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_15", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_15", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_15", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_15", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_15", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_15", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_15", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_15", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_15", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_15", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_15", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_15", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_15", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_15", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_15", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_15", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_15", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_15", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_15", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_15", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_15", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_14", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_14", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_14", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_14", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_14", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_14", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_14", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_14", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_14", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_14", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_14", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_14", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_14", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_14", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_14", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_14", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_14", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_14", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_14", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_14", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_14", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_14", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_14", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_14", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_14", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_14", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_14", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_14", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_14", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_14", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_14", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_14", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_14", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_14", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_14", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_14", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_14", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_14", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_14", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_14", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_14", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_14", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_14", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_14", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_14", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_14", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_14", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_14", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_14", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_14", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_14", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_14", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_14", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_14", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_14", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_14", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_14", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_14", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_14", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_14", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_14", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_14", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_14", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_14", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_14", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_14", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_14", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_14", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_14", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_14", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_14", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_14", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_14", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_14", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_14", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_14", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_14", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_14", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_14", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_14", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_14", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_14", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_14", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_14", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_14", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_14", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_14", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_14", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_14", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_14", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_14", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_14", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_14", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_14", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_14", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_14", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_14", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_14", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_14", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_14", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_14", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_14", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_14", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_14", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_14", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_14", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_14", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_14", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_14", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_14", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_14", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_14", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_14", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_14", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_14", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_14", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_14", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_14", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_14", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_14", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_14", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_14", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_14", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_14", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_13", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_13", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_13", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_13", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_13", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_13", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_13", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_13", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_13", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_13", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_13", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_13", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_13", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_13", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_13", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_13", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_13", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_13", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_13", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_13", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_13", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_13", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_13", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_13", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_13", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_13", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_13", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_13", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_13", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_13", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_13", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_13", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_13", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_13", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_13", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_13", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_13", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_13", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_13", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_13", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_13", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_13", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_13", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_13", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_13", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_13", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_13", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_13", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_13", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_13", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_13", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_13", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_13", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_13", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_13", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_13", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_13", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_13", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_13", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_13", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_13", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_13", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_13", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_13", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_13", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_13", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_13", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_13", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_13", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_13", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_13", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_13", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_13", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_13", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_13", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_13", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_13", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_13", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_13", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_13", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_13", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_13", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_13", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_13", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_13", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_13", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_13", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_13", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_13", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_13", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_13", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_13", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_13", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_13", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_13", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_13", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_13", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_13", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_13", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_13", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_13", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_13", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_13", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_13", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_13", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_13", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_13", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_13", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_13", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_13", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_13", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_13", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_13", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_13", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_13", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_13", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_13", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_13", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_13", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_13", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_13", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_13", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_13", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_13", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_12", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_12", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_12", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_12", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_12", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_12", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_12", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_12", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_12", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_12", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_12", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_12", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_12", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_12", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_12", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_12", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_12", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_12", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_12", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_12", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_12", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_12", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_12", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_12", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_12", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_12", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_12", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_12", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_12", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_12", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_12", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_12", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_12", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_12", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_12", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_12", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_12", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_12", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_12", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_12", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_12", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_12", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_12", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_12", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_12", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_12", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_12", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_12", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_12", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_12", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_12", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_12", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_12", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_12", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_12", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_12", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_12", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_12", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_12", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_12", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_12", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_12", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_12", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_12", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_12", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_12", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_12", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_12", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_12", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_12", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_12", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_12", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_12", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_12", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_12", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_12", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_12", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_12", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_12", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_12", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_12", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_12", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_12", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_12", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_12", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_12", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_12", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_12", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_12", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_12", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_12", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_12", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_12", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_12", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_12", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_12", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_12", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_12", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_12", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_12", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_12", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_12", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_12", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_12", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_12", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_12", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_12", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_12", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_12", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_12", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_12", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_12", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_12", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_12", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_12", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_12", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_12", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_12", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_12", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_12", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_12", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_12", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_12", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_12", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_11", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_11", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_11", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_11", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_11", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_11", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_11", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_11", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_11", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_11", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_11", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_11", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_11", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_11", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_11", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_11", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_11", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_11", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_11", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_11", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_11", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_11", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_11", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_11", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_11", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_11", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_11", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_11", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_11", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_11", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_11", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_11", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_11", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_11", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_11", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_11", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_11", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_11", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_11", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_11", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_11", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_11", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_11", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_11", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_11", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_11", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_11", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_11", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_11", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_11", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_11", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_11", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_11", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_11", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_11", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_11", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_11", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_11", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_11", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_11", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_11", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_11", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_11", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_11", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_11", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_11", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_11", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_11", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_11", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_11", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_11", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_11", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_11", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_11", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_11", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_11", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_11", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_11", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_11", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_11", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_11", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_11", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_11", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_11", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_11", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_11", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_11", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_11", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_11", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_11", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_11", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_11", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_11", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_11", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_11", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_11", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_11", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_11", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_11", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_11", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_11", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_11", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_11", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_11", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_11", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_11", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_11", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_11", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_11", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_11", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_11", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_11", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_11", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_11", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_11", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_11", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_11", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_11", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_11", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_11", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_11", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_11", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_11", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_11", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_10", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_10", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_10", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_10", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_10", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_10", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_10", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_10", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_10", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_10", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_10", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_10", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_10", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_10", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_10", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_10", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_10", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_10", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_10", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_10", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_10", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_10", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_10", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_10", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_10", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_10", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_10", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_10", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_10", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_10", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_10", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_10", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_10", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_10", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_10", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_10", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_10", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_10", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_10", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_10", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_10", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_10", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_10", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_10", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_10", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_10", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_10", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_10", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_10", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_10", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_10", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_10", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_10", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_10", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_10", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_10", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_10", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_10", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_10", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_10", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_10", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_10", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_10", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_10", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_10", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_10", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_10", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_10", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_10", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_10", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_10", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_10", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_10", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_10", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_10", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_10", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_10", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_10", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_10", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_10", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_10", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_10", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_10", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_10", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_10", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_10", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_10", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_10", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_10", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_10", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_10", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_10", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_10", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_10", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_10", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_10", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_10", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_10", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_10", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_10", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_10", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_10", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_10", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_10", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_10", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_10", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_10", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_10", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_10", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_10", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_10", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_10", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_10", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_10", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_10", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_10", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_10", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_10", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_10", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_10", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_10", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_10", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_10", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_10", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_9", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_9", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_9", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_9", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_9", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_9", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_9", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_9", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_9", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_9", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_9", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_9", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_9", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_9", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_9", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_9", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_9", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_9", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_9", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_9", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_9", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_9", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_9", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_9", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_9", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_9", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_9", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_9", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_9", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_9", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_9", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_9", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_9", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_9", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_9", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_9", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_9", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_9", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_9", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_9", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_9", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_9", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_9", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_9", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_9", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_9", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_9", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_9", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_9", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_9", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_9", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_9", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_9", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_9", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_9", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_9", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_9", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_9", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_9", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_9", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_9", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_9", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_9", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_9", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_9", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_9", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_9", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_9", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_9", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_9", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_9", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_9", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_9", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_9", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_9", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_9", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_9", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_9", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_9", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_9", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_9", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_9", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_9", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_9", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_9", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_9", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_9", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_9", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_9", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_9", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_9", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_9", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_9", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_9", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_9", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_9", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_9", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_9", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_9", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_9", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_9", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_9", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_9", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_9", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_9", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_9", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_9", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_9", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_9", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_9", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_9", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_9", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_9", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_9", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_9", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_9", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_9", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_9", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_9", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_9", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_9", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_9", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_9", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_9", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_8", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_8", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_8", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_8", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_8", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_8", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_8", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_8", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_8", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_8", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_8", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_8", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_8", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_8", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_8", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_8", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_8", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_8", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_8", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_8", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_8", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_8", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_8", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_8", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_8", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_8", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_8", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_8", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_8", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_8", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_8", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_8", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_8", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_8", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_8", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_8", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_8", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_8", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_8", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_8", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_8", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_8", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_8", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_8", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_8", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_8", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_8", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_8", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_8", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_8", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_8", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_8", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_8", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_8", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_8", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_8", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_8", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_8", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_8", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_8", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_8", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_8", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_8", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_8", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_8", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_8", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_8", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_8", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_8", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_8", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_8", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_8", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_8", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_8", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_8", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_8", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_8", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_8", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_8", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_8", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_8", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_8", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_8", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_8", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_8", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_8", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_8", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_8", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_8", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_8", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_8", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_8", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_8", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_8", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_8", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_8", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_8", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_8", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_8", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_8", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_8", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_8", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_8", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_8", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_8", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_8", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_8", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_8", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_8", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_8", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_8", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_8", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_8", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_8", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_8", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_8", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_8", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_8", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_8", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_8", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_8", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_8", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_8", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_8", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_7", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_7", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_7", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_7", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_7", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_7", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_7", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_7", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_7", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_7", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_7", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_7", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_7", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_7", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_7", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_7", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_7", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_7", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_7", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_7", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_7", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_7", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_7", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_7", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_7", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_7", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_7", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_7", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_7", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_7", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_7", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_7", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_7", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_7", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_7", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_7", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_7", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_7", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_7", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_7", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_7", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_7", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_7", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_7", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_7", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_7", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_7", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_7", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_7", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_7", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_7", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_7", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_7", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_7", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_7", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_7", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_7", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_7", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_7", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_7", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_7", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_7", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_7", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_7", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_7", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_7", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_7", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_7", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_7", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_7", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_7", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_7", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_7", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_7", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_7", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_7", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_7", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_7", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_7", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_7", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_7", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_7", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_7", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_7", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_7", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_7", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_7", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_7", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_7", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_7", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_7", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_7", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_7", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_7", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_7", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_7", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_7", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_7", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_7", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_7", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_7", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_7", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_7", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_7", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_7", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_7", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_7", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_7", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_7", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_7", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_7", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_7", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_7", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_7", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_7", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_7", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_7", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_7", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_7", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_7", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_7", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_7", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_7", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_7", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_6", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_6", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_6", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_6", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_6", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_6", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_6", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_6", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_6", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_6", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_6", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_6", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_6", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_6", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_6", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_6", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_6", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_6", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_6", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_6", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_6", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_6", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_6", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_6", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_6", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_6", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_6", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_6", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_6", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_6", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_6", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_6", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_6", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_6", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_6", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_6", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_6", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_6", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_6", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_6", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_6", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_6", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_6", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_6", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_6", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_6", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_6", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_6", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_6", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_6", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_6", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_6", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_6", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_6", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_6", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_6", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_6", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_6", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_6", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_6", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_6", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_6", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_6", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_6", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_6", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_6", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_6", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_6", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_6", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_6", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_6", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_6", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_6", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_6", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_6", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_6", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_6", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_6", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_6", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_6", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_6", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_6", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_6", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_6", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_6", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_6", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_6", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_6", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_6", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_6", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_6", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_6", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_6", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_6", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_6", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_6", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_6", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_6", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_6", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_6", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_6", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_6", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_6", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_6", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_6", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_6", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_6", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_6", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_6", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_6", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_6", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_6", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_6", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_6", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_6", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_6", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_6", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_6", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_6", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_6", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_6", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_6", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_6", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_6", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_5", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_5", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_5", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_5", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_5", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_5", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_5", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_5", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_5", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_5", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_5", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_5", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_5", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_5", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_5", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_5", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_5", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_5", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_5", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_5", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_5", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_5", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_5", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_5", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_5", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_5", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_5", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_5", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_5", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_5", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_5", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_5", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_5", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_5", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_5", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_5", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_5", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_5", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_5", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_5", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_5", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_5", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_5", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_5", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_5", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_5", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_5", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_5", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_5", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_5", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_5", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_5", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_5", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_5", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_5", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_5", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_5", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_5", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_5", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_5", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_5", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_5", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_5", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_5", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_5", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_5", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_5", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_5", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_5", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_5", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_5", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_5", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_5", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_5", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_5", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_5", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_5", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_5", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_5", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_5", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_5", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_5", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_5", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_5", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_5", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_5", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_5", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_5", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_5", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_5", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_5", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_5", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_5", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_5", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_5", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_5", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_5", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_5", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_5", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_5", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_5", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_5", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_5", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_5", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_5", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_5", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_5", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_5", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_5", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_5", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_5", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_5", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_5", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_5", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_5", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_5", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_5", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_5", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_5", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_5", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_5", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_5", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_5", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_5", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 7 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_4", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_4", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_4", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_4", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_4", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_4", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_4", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_4", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_4", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_4", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_4", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_4", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_4", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_4", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_4", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_4", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_4", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_4", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_4", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_4", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_4", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_4", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_4", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_4", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_4", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_4", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_4", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_4", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_4", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_4", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_4", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_4", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_4", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_4", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_4", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_4", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_4", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_4", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_4", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_4", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_4", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_4", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_4", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_4", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_4", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_4", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_4", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_4", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_4", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_4", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_4", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_4", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_4", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_4", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_4", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_4", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_4", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_4", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_4", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_4", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_4", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_4", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_4", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_4", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_4", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_4", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_4", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_4", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_4", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_4", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_4", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_4", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_4", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_4", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_4", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_4", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_4", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_4", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_4", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_4", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_4", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_4", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_4", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_4", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_4", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_4", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_4", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_4", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_4", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_4", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_4", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_4", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_4", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_4", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_4", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_4", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_4", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_4", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_4", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_4", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_4", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_4", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_4", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_4", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_4", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_4", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_4", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_4", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_4", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_4", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_4", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_4", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_4", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_4", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_4", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_4", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_4", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_4", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_4", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_4", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_4", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_4", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_4", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_4", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 8 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_3", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_3", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_3", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_3", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_3", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_3", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_3", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_3", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_3", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_3", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_3", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_3", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_3", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_3", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_3", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_3", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_3", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_3", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_3", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_3", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_3", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_3", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_3", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_3", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_3", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_3", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_3", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_3", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_3", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_3", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_3", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_3", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_3", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_3", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_3", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_3", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_3", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_3", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_3", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_3", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_3", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_3", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_3", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_3", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_3", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_3", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_3", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_3", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_3", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_3", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_3", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_3", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_3", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_3", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_3", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_3", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_3", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_3", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_3", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_3", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_3", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_3", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_3", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_3", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_3", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_3", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_3", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_3", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_3", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_3", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_3", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_3", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_3", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_3", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_3", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_3", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_3", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_3", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_3", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_3", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_3", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_3", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_3", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_3", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_3", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_3", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_3", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_3", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_3", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_3", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_3", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_3", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_3", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_3", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_3", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_3", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_3", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_3", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_3", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_3", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_3", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_3", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_3", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_3", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_3", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_3", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_3", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_3", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_3", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_3", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_3", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_3", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_3", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_3", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_3", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_3", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_3", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_3", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_3", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_3", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_3", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_3", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_3", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_3", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 9 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_2", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_2", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_2", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_2", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_2", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_2", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_2", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_2", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_2", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_2", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_2", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_2", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_2", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_2", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_2", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_2", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_2", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_2", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_2", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_2", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_2", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_2", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_2", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_2", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_2", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_2", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_2", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_2", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_2", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_2", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_2", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_2", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_2", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_2", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_2", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_2", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_2", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_2", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_2", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_2", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_2", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_2", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_2", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_2", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_2", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_2", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_2", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_2", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_2", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_2", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_2", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_2", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_2", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_2", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_2", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_2", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_2", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_2", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_2", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_2", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_2", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_2", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_2", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_2", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_2", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_2", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_2", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_2", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_2", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_2", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_2", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_2", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_2", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_2", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_2", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_2", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_2", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_2", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_2", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_2", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_2", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_2", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_2", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_2", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_2", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_2", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_2", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_2", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_2", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_2", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_2", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_2", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_2", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_2", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_2", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_2", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_2", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_2", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_2", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_2", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_2", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_2", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_2", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_2", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_2", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_2", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_2", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_2", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_2", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_2", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_2", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_2", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_2", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_2", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_2", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_2", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_2", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_2", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_2", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_2", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_2", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_2", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_2", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_2", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 10 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_1", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_1", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_1", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_1", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_1", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_1", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_1", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_1", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_1", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_1", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_1", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_1", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_1", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_1", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_1", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_1", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_1", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_1", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_1", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_1", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_1", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_1", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_1", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_1", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_1", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_1", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_1", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_1", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_1", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_1", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_1", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_1", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_1", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_1", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_1", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_1", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_1", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_1", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_1", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_1", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_1", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_1", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_1", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_1", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_1", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_1", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_1", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_1", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_1", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_1", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_1", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_1", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_1", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_1", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_1", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_1", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_1", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_1", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_1", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_1", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_1", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_1", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_1", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_1", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_1", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_1", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_1", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_1", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_1", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_1", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_1", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_1", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_1", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_1", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_1", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_1", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_1", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_1", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_1", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_1", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_1", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_1", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_1", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_1", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_1", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_1", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_1", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_1", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_1", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_1", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_1", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_1", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_1", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_1", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_1", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_1", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_1", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_1", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_1", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_1", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_1", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_1", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_1", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_1", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_1", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_1", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_1", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_1", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_1", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_1", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_1", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_1", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_1", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_1", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_1", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_1", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_1", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_1", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_1", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_1", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_1", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_1", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_1", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_1", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 11 ], "tile_types": [ "CFG_CENTER_MID", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_0", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_0", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_0", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_0", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_0", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_0", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_0", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_0", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_0", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_0", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_0", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_0", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_0", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_0", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_0", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_0", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_0", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_0", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_0", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_0", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_0", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_0", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_0", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_0", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_0", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_0", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_0", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_0", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_0", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_0", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_0", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_0", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_0", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_0", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_0", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_0", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_0", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_0", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_0", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_0", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_0", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_0", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_0", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_0", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_0", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_0", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_0", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_0", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_0", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_0", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_0", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_0", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_0", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_0", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_0", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_0", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_0", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_0", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_0", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_0", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_0", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_0", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_0", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_0", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_0", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_0", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_0", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_0", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_0", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_0", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_0", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_0", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_0", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_0", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_0", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_0", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_0", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_0", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_0", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_0", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_0", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_0", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_0", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_0", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_0", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_0", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_0", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_0", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_0", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_0", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_0", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_0", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_0", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_0", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_0", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_0", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_0", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_0", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_0", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_0", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_0", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_0", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_0", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_0", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_0", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_0", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_0", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_0", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_0", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_0", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_0", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_0", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_0", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_0", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_0", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_0", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_0", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_0", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_0", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_0", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_0", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_0", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_0", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_0", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ 1, -9 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_19", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_19", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_19", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_19", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_19", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_19", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_19", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_19", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_19", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_19", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_19", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_19", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_19", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_19", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_19", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_19", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_19", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_19", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_19", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_19", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_19", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_19", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_19", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_19", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_19", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_19", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_19", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_19", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_19", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_19", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_19", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_19", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_19", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_19", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_19", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_19", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_19", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_19", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_19", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_19", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_19", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_19", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_19", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_19", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_19", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_19", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_19", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_19", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_19", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_19", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_19", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_19", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_19", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_19", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_19", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_19", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_19", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_19", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_19", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_19", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_19", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_19", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_19", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_19", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_19", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_19", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_19", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_19", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_19", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_19", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_19", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_19", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_19", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_19", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_19", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_19", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_19", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_19", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_19", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_19", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_19", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_19", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_19", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_19", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_19", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_19", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_19", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_19", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_19", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_19", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_19", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_19", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_19", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_19", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_19", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_19", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_19", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_19", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_19", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_19", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_19", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_19", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_19", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_19", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_19", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_19", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_19", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_19", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_19", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_19", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_19", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_19", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_19", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_19", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_19", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_19", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_19", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_19", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_19", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_19", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_19", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_19", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_19", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_19", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_19", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_19", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_19", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_19", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_19", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_19", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_19", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_19", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_19", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_19", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_19", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_19", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_19", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_19", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_19", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_19", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_19", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_19", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_19", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_19", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_19", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_19", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_19", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_19", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_19", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_19", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_19", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_19", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_19", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_19", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_19", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_19", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_19", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_19", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_19", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_19", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_19", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_19", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_19", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_19", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_19", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_19", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_19", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_19", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_19", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_19", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_19", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_19", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_19", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_19", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_19", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_19", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_19", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_19", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_19", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_19", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_19", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_19", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_19", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_19", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_19", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_19", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_19", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_19", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_19", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_19", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_19", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_19", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -8 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_18", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_18", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_18", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_18", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_18", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_18", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_18", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_18", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_18", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_18", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_18", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_18", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_18", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_18", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_18", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_18", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_18", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_18", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_18", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_18", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_18", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_18", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_18", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_18", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_18", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_18", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_18", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_18", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_18", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_18", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_18", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_18", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_18", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_18", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_18", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_18", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_18", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_18", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_18", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_18", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_18", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_18", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_18", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_18", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_18", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_18", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_18", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_18", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_18", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_18", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_18", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_18", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_18", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_18", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_18", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_18", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_18", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_18", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_18", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_18", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_18", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_18", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_18", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_18", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_18", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_18", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_18", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_18", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_18", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_18", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_18", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_18", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_18", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_18", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_18", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_18", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_18", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_18", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_18", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_18", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_18", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_18", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_18", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_18", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_18", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_18", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_18", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_18", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_18", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_18", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_18", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_18", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_18", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_18", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_18", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_18", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_18", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_18", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_18", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_18", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_18", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_18", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_18", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_18", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_18", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_18", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_18", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_18", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_18", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_18", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_18", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_18", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_18", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_18", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_18", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_18", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_18", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_18", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_18", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_18", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_18", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_18", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_18", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_18", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_18", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_18", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_18", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_18", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_18", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_18", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_18", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_18", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_18", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_18", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_18", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_18", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_18", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_18", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_18", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_18", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_18", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_18", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_18", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_18", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_18", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_18", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_18", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_18", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_18", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_18", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_18", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_18", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_18", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_18", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_18", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_18", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_18", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_18", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_18", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_18", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_18", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_18", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_18", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_18", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_18", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_18", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_18", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_18", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_18", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_18", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_18", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_18", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_18", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_18", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_18", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_18", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_18", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_18", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_18", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_18", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_18", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_18", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_18", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_18", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_18", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_18", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_18", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_18", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_18", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_18", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_18", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_18", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_17", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_17", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_17", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_17", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_17", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_17", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_17", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_17", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_17", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_17", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_17", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_17", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_17", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_17", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_17", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_17", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_17", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_17", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_17", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_17", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_17", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_17", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_17", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_17", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_17", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_17", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_17", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_17", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_17", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_17", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_17", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_17", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_17", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_17", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_17", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_17", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_17", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_17", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_17", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_17", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_17", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_17", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_17", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_17", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_17", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_17", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_17", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_17", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_17", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_17", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_17", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_17", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_17", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_17", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_17", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_17", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_17", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_17", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_17", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_17", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_17", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_17", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_17", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_17", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_17", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_17", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_17", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_17", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_17", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_17", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_17", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_17", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_17", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_17", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_17", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_17", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_17", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_17", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_17", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_17", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_17", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_17", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_17", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_17", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_17", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_17", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_17", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_17", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_17", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_17", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_17", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_17", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_17", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_17", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_17", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_17", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_17", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_17", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_17", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_17", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_17", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_17", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_17", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_17", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_17", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_17", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_17", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_17", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_17", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_17", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_17", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_17", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_17", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_17", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_17", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_17", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_17", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_17", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_17", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_17", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_17", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_17", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_17", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_17", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_17", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_17", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_17", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_17", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_17", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_17", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_17", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_17", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_17", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_17", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_17", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_17", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_17", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_17", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_17", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_17", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_17", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_17", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_17", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_17", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_17", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_17", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_17", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_17", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_17", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_17", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_17", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_17", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_17", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_17", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_17", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_17", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_17", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_17", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_17", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_17", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_17", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_17", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_17", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_17", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_17", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_17", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_17", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_17", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_17", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_17", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_17", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_17", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_17", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_17", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_17", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_17", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_17", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_17", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_17", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_17", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_17", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_17", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_17", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_17", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_17", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_17", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_17", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_17", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_17", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_17", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_17", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_17", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_16", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_16", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_16", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_16", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_16", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_16", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_16", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_16", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_16", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_16", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_16", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_16", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_16", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_16", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_16", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_16", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_16", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_16", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_16", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_16", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_16", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_16", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_16", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_16", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_16", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_16", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_16", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_16", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_16", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_16", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_16", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_16", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_16", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_16", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_16", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_16", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_16", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_16", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_16", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_16", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_16", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_16", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_16", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_16", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_16", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_16", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_16", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_16", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_16", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_16", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_16", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_16", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_16", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_16", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_16", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_16", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_16", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_16", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_16", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_16", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_16", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_16", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_16", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_16", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_16", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_16", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_16", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_16", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_16", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_16", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_16", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_16", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_16", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_16", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_16", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_16", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_16", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_16", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_16", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_16", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_16", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_16", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_16", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_16", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_16", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_16", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_16", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_16", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_16", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_16", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_16", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_16", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_16", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_16", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_16", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_16", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_16", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_16", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_16", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_16", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_16", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_16", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_16", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_16", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_16", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_16", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_16", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_16", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_16", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_16", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_16", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_16", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_16", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_16", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_16", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_16", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_16", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_16", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_16", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_16", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_16", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_16", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_16", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_16", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_16", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_16", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_16", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_16", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_16", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_16", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_16", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_16", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_16", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_16", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_16", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_16", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_16", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_16", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_16", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_16", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_16", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_16", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_16", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_16", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_16", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_16", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_16", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_16", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_16", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_16", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_16", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_16", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_16", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_16", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_16", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_16", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_16", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_16", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_16", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_16", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_16", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_16", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_16", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_16", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_16", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_16", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_16", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_16", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_16", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_16", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_16", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_16", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_16", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_16", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_16", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_16", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_16", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_16", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_16", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_16", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_16", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_16", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_16", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_16", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_16", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_16", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_16", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_16", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_16", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_16", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_16", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_16", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_15", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_15", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_15", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_15", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_15", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_15", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_15", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_15", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_15", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_15", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_15", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_15", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_15", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_15", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_15", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_15", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_15", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_15", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_15", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_15", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_15", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_15", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_15", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_15", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_15", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_15", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_15", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_15", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_15", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_15", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_15", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_15", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_15", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_15", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_15", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_15", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_15", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_15", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_15", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_15", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_15", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_15", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_15", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_15", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_15", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_15", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_15", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_15", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_15", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_15", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_15", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_15", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_15", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_15", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_15", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_15", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_15", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_15", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_15", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_15", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_15", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_15", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_15", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_15", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_15", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_15", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_15", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_15", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_15", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_15", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_15", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_15", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_15", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_15", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_15", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_15", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_15", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_15", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_15", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_15", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_15", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_15", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_15", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_15", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_15", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_15", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_15", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_15", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_15", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_15", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_15", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_15", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_15", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_15", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_15", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_15", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_15", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_15", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_15", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_15", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_15", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_15", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_15", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_15", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_15", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_15", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_15", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_15", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_15", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_15", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_15", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_15", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B12_15", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_15", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_15", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_15", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_15", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_15", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_15", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_15", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_15", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_15", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_15", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_15", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_15", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_15", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_15", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_15", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_15", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_15", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_15", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_15", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_15", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_15", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_15", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_15", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_15", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_15", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_15", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_15", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_15", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_15", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_15", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_15", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_15", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_15", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_15", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_15", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_15", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_15", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_15", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_15", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_15", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_15", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_15", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_15", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_15", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_15", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_15", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_15", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_15", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_15", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_15", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_15", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_15", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_15", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_15", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_15", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_15", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_15", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_15", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_15", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_15", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_15", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_15", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_15", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_15", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_15", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_15", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_15", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_15", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_15", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_15", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_15", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_15", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_15", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_15", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_15", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_15", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_15", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_15", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_15", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_15", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_15", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_15", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_15", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_15", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_15", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_15", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_15", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_15", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_15", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_15", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_15", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_14", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_14", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_14", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_14", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_14", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_14", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_14", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_14", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_14", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_14", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_14", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_14", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_14", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_14", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_14", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_14", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_14", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_14", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_14", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_14", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_14", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_14", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_14", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_14", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_14", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_14", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_14", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_14", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_14", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_14", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_14", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_14", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_14", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_14", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_14", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_14", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_14", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_14", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_14", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_14", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_14", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_14", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_14", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_14", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_14", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_14", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_14", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_14", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_14", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_14", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_14", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_14", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_14", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_14", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_14", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_14", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_14", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_14", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_14", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_14", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_14", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_14", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_14", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_14", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_14", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_14", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_14", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_14", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_14", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_14", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_14", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_14", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_14", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_14", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_14", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_14", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_14", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_14", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_14", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_14", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_14", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_14", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_14", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_14", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_14", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_14", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_14", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_14", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_14", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_14", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_14", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_14", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_14", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_14", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_14", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_14", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_14", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_14", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_14", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_14", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_14", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_14", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_14", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_14", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_14", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_14", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_14", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_14", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_14", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_14", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_14", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_14", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B10_14", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_14", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_14", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_14", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_14", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_14", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_14", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_14", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_14", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_14", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_14", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_14", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_14", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_14", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_14", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_14", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_14", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_14", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_14", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_14", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_14", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_14", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_14", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_14", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_14", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_14", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_14", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_14", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_14", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_14", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_14", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_14", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_14", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_14", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_14", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_14", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_14", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_14", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_14", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_14", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_14", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_14", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_14", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_14", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_14", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_14", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_14", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_14", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_14", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_14", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_14", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_14", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_14", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_14", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_14", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_14", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_14", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_14", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_14", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_14", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_14", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_14", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_14", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_14", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_14", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_14", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_14", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_14", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_14", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_14", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_14", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_14", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_14", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_14", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_14", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_14", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_14", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_14", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_14", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_14", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_14", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_14", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_14", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_14", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_14", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_14", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_14", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_14", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_14", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_14", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_14", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_14", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_14", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_14", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_13", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_13", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_13", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_13", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_13", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_13", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_13", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_13", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_13", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_13", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_13", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_13", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_13", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_13", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_13", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_13", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_13", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_13", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_13", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_13", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_13", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_13", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_13", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_13", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_13", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_13", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_13", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_13", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_13", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_13", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_13", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_13", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_13", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_13", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_13", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_13", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_13", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_13", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_13", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_13", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_13", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_13", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_13", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_13", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_13", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_13", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_13", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_13", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_13", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_13", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_13", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_13", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_13", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_13", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_13", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_13", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_13", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_13", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_13", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_13", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_13", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_13", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_13", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_13", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_13", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_13", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_13", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_13", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_13", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_13", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_13", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_13", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_13", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_13", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_13", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_13", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_13", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_13", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_13", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_13", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_13", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_13", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_13", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_13", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_13", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_13", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_13", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_13", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_13", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_13", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_13", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_13", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_13", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_13", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_13", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_13", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_13", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_13", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_13", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_13", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_13", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_13", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_13", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_13", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_13", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_13", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_13", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_13", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_13", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_13", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_13", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_13", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B12_13", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_13", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_13", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_13", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_13", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_13", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_13", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_13", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_13", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_13", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_13", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_13", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_13", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_13", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_13", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_13", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_13", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_13", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_13", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_13", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_13", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_13", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_13", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_13", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_13", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_13", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_13", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_13", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_13", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_13", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_13", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_13", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_13", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_13", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_13", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_13", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_13", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_13", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_13", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_13", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_13", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_13", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_13", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_13", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_13", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_13", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_13", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_13", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_13", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_13", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_13", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_13", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_13", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_13", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_13", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_13", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_13", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_13", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_13", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_13", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_13", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_13", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_13", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_13", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_13", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_13", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_13", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_13", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_13", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_13", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_13", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_13", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_13", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_13", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_13", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_13", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_13", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_13", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_13", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_13", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_13", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_13", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_13", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_13", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_13", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_13", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_13", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_13", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_13", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_13", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_13", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_13", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_12", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_12", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_12", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_12", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_12", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_12", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_12", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_12", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_12", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_12", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_12", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_12", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_12", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_12", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_12", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_12", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_12", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_12", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_12", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_12", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_12", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_12", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_12", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_12", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_12", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_12", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_12", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_12", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_12", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_12", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_12", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_12", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_12", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_12", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_12", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_12", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_12", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_12", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_12", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_12", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_12", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_12", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_12", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_12", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_12", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_12", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_12", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_12", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_12", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_12", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_12", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_12", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_12", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_12", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_12", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_12", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_12", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_12", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_12", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_12", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_12", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_12", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_12", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_12", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_12", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_12", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_12", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_12", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_12", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_12", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_12", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_12", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_12", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_12", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_12", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_12", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_12", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_12", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_12", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_12", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_12", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_12", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_12", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_12", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_12", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_12", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_12", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_12", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_12", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_12", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_12", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_12", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_12", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_12", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_12", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_12", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_12", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_12", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_12", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_12", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_12", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_12", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_12", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_12", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_12", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_12", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_12", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_12", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_12", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_12", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_12", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_12", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B12_12", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_12", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_12", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_12", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_12", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_12", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_12", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_12", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_12", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_12", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_12", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_12", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_12", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_12", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_12", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_12", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_12", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_12", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_12", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_12", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_12", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_12", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_12", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_12", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_12", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_12", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_12", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_12", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_12", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_12", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_12", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_12", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_12", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_12", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_12", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_12", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_12", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_12", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_12", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_12", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_12", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_12", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_12", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_12", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_12", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_12", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_12", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_12", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_12", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_12", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_12", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_12", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_12", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_12", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_12", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_12", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_12", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_12", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_12", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_12", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_12", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_12", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_12", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_12", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_12", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_12", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_12", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_12", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_12", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_12", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_12", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_12", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_12", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_12", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_12", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_12", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_12", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_12", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_12", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_12", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_12", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_12", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_12", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_12", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_12", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_12", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_12", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_12", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_12", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_12", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_12", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_12", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_11", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_11", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_11", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_11", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_11", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_11", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_11", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_11", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_11", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_11", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_11", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_11", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_11", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_11", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_11", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_11", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_11", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_11", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_11", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_11", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_11", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_11", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_11", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_11", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_11", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_11", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_11", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_11", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_11", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_11", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_11", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_11", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_11", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_11", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_11", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_11", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_11", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_11", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_11", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_11", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_11", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_11", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_11", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_11", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_11", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_11", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_11", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_11", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_11", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_11", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_11", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_11", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_11", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_11", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_11", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_11", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_11", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_11", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_11", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_11", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_11", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_11", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_11", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_11", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_11", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_11", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_11", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_11", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_11", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_11", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_11", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_11", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_11", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_11", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_11", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_11", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_11", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_11", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_11", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_11", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_11", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_11", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_11", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_11", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_11", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_11", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_11", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_11", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_11", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_11", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_11", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_11", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_11", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_11", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_11", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_11", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_11", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_11", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_11", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_11", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_11", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_11", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_11", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_11", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_11", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_11", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_11", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_11", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_11", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_11", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_11", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_11", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B11_11", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_11", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_11", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_11", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_11", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_11", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_11", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_11", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_11", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_11", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_11", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_11", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_11", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_11", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_11", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_11", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_11", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_11", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_11", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_11", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_11", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_11", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_11", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_11", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_11", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_11", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_11", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_11", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_11", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_11", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_11", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_11", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_11", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_11", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_11", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_11", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_11", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_11", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_11", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_11", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_11", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_11", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_11", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_11", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_11", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_11", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_11", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_11", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_11", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_11", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_11", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_11", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_11", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_11", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_11", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_11", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_11", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_11", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_11", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_11", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_11", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_11", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_11", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_11", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_11", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_11", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_11", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_11", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_11", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_11", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_11", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_11", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_11", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_11", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_11", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_11", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_11", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_11", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_11", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_11", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_11", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_11", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_11", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_11", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_11", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_11", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_11", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_11", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_11", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_11", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_11", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_11", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_11", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_10", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_10", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_10", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_10", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_10", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_10", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_10", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_10", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_10", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_10", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_10", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_10", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_10", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_10", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_10", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_10", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_10", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_10", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_10", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_10", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_10", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_10", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_10", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_10", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_10", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_10", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_10", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_10", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_10", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_10", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_10", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_10", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_10", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_10", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_10", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_10", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_10", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_10", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_10", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_10", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_10", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_10", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_10", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_10", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_10", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_10", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_10", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_10", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_10", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_10", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_10", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_10", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_10", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_10", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_10", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_10", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_10", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_10", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_10", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_10", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_10", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_10", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_10", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_10", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_10", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_10", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_10", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_10", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_10", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_10", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_10", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_10", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_10", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_10", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_10", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_10", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_10", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_10", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_10", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_10", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_10", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_10", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_10", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_10", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_10", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_10", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_10", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_10", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_10", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_10", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_10", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_10", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_10", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_10", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_10", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_10", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_10", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_10", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_10", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_10", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_10", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_10", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_10", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_10", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_10", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_10", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_10", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_10", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_10", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_10", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_10", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_10", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B14_10", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_10", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_10", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_10", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_10", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_10", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_10", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_10", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_10", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_10", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_10", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_10", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_10", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_10", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_10", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_10", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_10", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_10", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_10", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_10", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_10", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_10", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_10", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_10", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_10", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_10", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_10", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_10", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_10", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_10", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_10", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_10", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_10", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_10", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_10", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_10", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_10", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_10", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_10", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_10", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_10", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_10", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_10", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_10", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_10", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_10", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_10", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_10", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_10", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_10", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_10", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_10", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_10", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_10", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_10", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_10", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_10", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_10", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_10", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_10", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_10", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_10", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_10", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_10", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_10", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_10", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_10", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_10", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_10", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_10", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_10", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_10", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_10", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_10", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_10", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_10", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_10", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_10", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_10", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_10", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_10", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_10", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_10", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_10", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_10", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_10", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_10", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_10", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_10", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_10", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_9", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_9", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_9", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_9", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_9", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_9", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_9", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_9", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_9", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_9", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_9", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_9", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_9", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_9", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_9", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_9", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_9", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_9", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_9", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_9", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_9", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_9", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_9", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_9", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_9", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_9", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_9", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_9", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_9", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_9", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_9", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_9", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_9", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_9", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_9", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_9", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_9", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_9", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_9", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_9", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_9", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_9", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_9", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_9", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_9", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_9", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_9", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_9", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_9", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_9", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_9", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_9", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_9", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_9", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_9", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_9", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_9", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_9", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_9", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_9", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_9", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_9", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_9", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_9", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_9", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_9", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_9", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_9", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_9", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_9", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_9", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_9", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_9", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_9", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_9", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_9", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_9", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_9", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_9", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_9", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_9", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_9", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_9", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_9", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_9", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_9", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_9", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_9", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_9", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_9", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_9", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_9", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_9", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_9", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_9", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_9", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_9", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_9", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_9", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_9", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_9", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_9", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_9", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_9", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_9", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_9", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_9", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_9", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_9", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_9", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_9", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_9", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B20_9", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_9", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_9", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_9", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_9", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_9", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_9", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_9", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_9", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_9", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_9", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_9", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_9", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_9", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_9", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_9", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_9", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_9", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_9", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_9", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_9", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_9", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_9", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_9", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_9", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_9", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_9", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_9", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_9", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_9", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_9", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_9", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_9", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_9", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_9", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_9", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_9", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_9", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_9", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_9", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_9", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_9", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_9", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_9", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_9", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_9", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_9", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_9", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_9", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_9", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_9", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_9", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_9", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_9", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_9", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_9", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_9", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_9", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_9", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_9", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_9", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_9", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_9", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_9", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_9", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_9", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_9", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_9", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_9", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_9", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_9", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_9", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_9", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_9", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_9", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_9", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_9", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_9", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_9", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_9", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_9", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_9", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_9", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_9", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_8", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_8", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_8", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_8", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_8", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_8", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_8", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_8", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_8", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_8", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_8", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_8", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_8", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_8", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_8", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_8", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_8", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_8", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_8", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_8", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_8", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_8", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_8", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_8", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_8", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_8", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_8", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_8", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_8", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_8", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_8", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_8", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_8", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_8", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_8", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_8", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_8", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_8", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_8", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_8", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_8", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_8", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_8", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_8", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_8", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_8", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_8", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_8", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_8", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_8", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_8", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_8", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_8", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_8", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_8", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_8", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_8", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_8", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_8", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_8", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_8", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_8", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_8", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_8", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_8", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_8", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_8", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_8", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_8", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_8", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_8", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_8", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_8", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_8", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_8", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_8", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_8", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_8", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_8", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_8", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_8", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_8", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_8", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_8", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_8", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_8", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_8", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_8", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_8", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_8", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_8", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_8", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_8", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_8", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_8", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_8", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_8", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_8", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_8", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_8", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_8", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_8", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_8", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_8", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_8", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_8", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_8", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_8", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_8", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_8", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_8", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_8", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B17_8", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_8", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_8", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_8", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_8", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_8", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_8", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_8", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_8", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_8", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_8", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_8", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_8", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_8", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_8", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_8", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_8", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_8", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_8", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_8", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_8", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_8", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_8", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_8", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_8", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_8", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_8", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_8", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_8", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_8", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_8", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_8", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_8", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_8", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_8", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_8", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_8", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_8", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_8", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_8", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_8", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_8", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_8", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_8", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_8", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_8", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_8", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_8", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_8", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_8", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_8", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_8", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_8", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_8", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_8", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_8", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_8", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_8", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_8", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_8", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_8", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_8", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_8", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_8", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_8", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_8", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_8", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_8", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_8", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_8", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_8", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_8", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_8", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_8", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_8", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_8", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_8", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_8", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_8", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_8", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_8", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_8", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_8", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_8", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_8", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_8", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_8", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_7", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_7", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_7", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_7", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_7", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_7", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_7", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_7", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_7", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_7", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_7", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_7", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_7", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_7", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_7", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_7", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_7", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_7", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_7", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_7", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_7", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_7", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_7", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_7", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_7", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_7", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_7", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_7", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_7", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_7", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_7", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_7", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_7", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_7", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_7", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_7", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_7", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_7", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_7", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_7", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_7", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_7", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_7", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_7", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_7", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_7", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_7", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_7", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_7", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_7", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_7", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_7", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_7", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_7", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_7", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_7", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_7", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_7", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_7", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_7", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_7", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_7", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_7", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_7", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_7", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_7", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_7", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_7", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_7", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_7", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_7", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_7", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_7", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_7", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_7", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_7", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_7", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_7", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_7", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_7", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_7", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_7", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_7", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_7", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_7", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_7", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_7", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_7", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_7", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_7", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_7", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_7", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_7", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_7", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_7", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_7", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_7", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_7", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_7", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_7", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_7", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_7", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_7", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_7", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_7", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_7", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_7", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_7", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_7", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_7", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_7", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_7", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B8_7", "VFRAME_LOGIC_OUTS_B8" ], [ "CFG_CENTER_LOGIC_OUTS_B9_7", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_7", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_7", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_7", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_7", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_7", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_7", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_7", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_7", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_7", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_7", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_7", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_7", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_7", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_7", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_7", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_7", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_7", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_7", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_7", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_7", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_7", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_7", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_7", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_7", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_7", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_7", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_7", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_7", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_7", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_7", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_7", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_7", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_7", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_7", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_7", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_7", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_7", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_7", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_7", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_7", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_7", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_7", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_7", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_7", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_7", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_7", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_7", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_7", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_7", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_7", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_7", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_7", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_7", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_7", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_7", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_7", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_7", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_7", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_7", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_7", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_7", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_7", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_7", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_7", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_7", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_7", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_7", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_7", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_7", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_7", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_7", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_7", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_7", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_7", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_7", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_7", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_7", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_7", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_7", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_7", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_7", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_7", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_7", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_7", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_7", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_7", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_7", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_7", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_7", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_7", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_7", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_7", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_7", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_7", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_6", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_6", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_6", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_6", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_6", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_6", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_6", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_6", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_6", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_6", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_6", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_6", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_6", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_6", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_6", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_6", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_6", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_6", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_6", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_6", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_6", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_6", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_6", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_6", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_6", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_6", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_6", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_6", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_6", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_6", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_6", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_6", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_6", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_6", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_6", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_6", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_6", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_6", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_6", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_6", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_6", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_6", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_6", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_6", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_6", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_6", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_6", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_6", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_6", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_6", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_6", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_6", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_6", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_6", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_6", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_6", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_6", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_6", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_6", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_6", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_6", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_6", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_6", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_6", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_6", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_6", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_6", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_6", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_6", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_6", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_6", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_6", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_6", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_6", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_6", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_6", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_6", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_6", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_6", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_6", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_6", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_6", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_6", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_6", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_6", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_6", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_6", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_6", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_6", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_6", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_6", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_6", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_6", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_6", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_6", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_6", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_6", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_6", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_6", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_6", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_6", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_6", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_6", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_6", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_6", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_6", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_6", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_6", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_6", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_6", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_6", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_6", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B8_6", "VFRAME_LOGIC_OUTS_B8" ], [ "CFG_CENTER_LOGIC_OUTS_B9_6", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_6", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_6", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_6", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_6", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_6", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_6", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_6", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_6", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_6", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_6", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_6", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_6", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_6", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_6", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_6", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_6", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_6", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_6", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_6", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_6", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_6", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_6", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_6", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_6", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_6", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_6", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_6", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_6", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_6", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_6", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_6", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_6", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_6", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_6", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_6", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_6", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_6", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_6", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_6", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_6", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_6", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_6", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_6", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_6", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_6", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_6", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_6", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_6", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_6", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_6", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_6", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_6", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_6", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_6", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_6", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_6", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_6", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_6", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_6", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_6", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_6", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_6", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_6", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_6", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_6", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_6", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_6", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_6", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_6", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_6", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_6", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_6", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_6", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_6", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_6", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_6", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_6", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_6", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_6", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_6", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_6", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_6", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_6", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_6", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_6", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_6", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_6", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_6", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_6", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_6", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_6", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_6", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_6", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_6", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_5", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_5", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_5", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_5", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_5", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_5", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_5", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_5", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_5", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_5", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_5", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_5", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_5", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_5", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_5", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_5", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_5", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_5", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_5", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_5", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_5", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_5", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_5", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_5", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_5", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_5", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_5", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_5", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_5", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_5", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_5", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_5", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_5", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_5", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_5", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_5", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_5", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_5", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_5", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_5", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_5", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_5", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_5", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_5", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_5", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_5", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_5", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_5", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_5", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_5", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_5", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_5", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_5", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_5", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_5", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_5", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_5", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_5", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_5", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_5", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_5", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_5", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_5", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_5", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_5", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_5", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_5", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_5", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_5", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_5", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_5", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_5", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_5", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_5", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_5", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_5", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_5", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_5", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_5", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_5", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_5", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_5", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_5", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_5", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_5", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_5", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_5", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_5", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_5", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_5", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_5", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_5", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_5", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_5", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_5", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_5", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_5", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_5", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_5", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_5", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_5", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_5", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_5", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_5", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_5", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_5", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_5", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_5", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_5", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_5", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_5", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_5", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B9_5", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_5", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_5", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_5", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_5", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_5", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_5", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_5", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_5", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_5", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_5", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_5", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_5", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_NE2A0_5", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_5", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_5", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_5", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_5", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_5", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_5", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_5", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_5", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_5", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_5", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_5", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_5", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_5", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_5", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_5", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_5", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_5", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_5", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_5", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_5", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_5", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_5", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_5", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_5", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_5", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_5", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_5", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_5", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_5", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_5", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_5", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_5", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_5", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_5", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_5", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_5", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_5", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_5", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_5", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_5", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_5", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_5", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_5", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_5", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_5", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_5", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_5", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_5", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_5", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_5", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_5", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_5", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_5", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_5", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_5", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_5", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_5", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_5", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_5", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_5", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_5", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_5", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_5", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_5", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_5", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_5", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_5", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_5", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_5", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_5", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_5", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_5", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_5", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_5", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_5", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_5", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_5", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_5", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_5", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 7 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_4", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_4", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_4", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_4", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_4", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_4", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_4", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_4", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_4", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_4", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_4", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_4", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_4", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_4", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_4", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_4", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_4", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_4", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_4", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_4", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_4", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_4", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_4", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_4", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_4", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_4", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_4", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_4", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_4", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_4", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_4", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_4", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_4", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_4", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_4", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_4", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_4", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_4", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_4", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_4", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_4", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_4", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_4", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_4", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_4", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_4", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_4", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_4", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_4", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_4", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_4", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_4", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_4", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_4", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_4", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_4", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_4", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_4", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_4", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_4", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_4", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_4", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_4", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_4", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_4", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_4", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_4", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_4", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_4", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_4", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_4", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_4", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_4", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_4", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_4", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_4", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_4", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_4", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_4", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_4", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_4", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_4", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_4", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_4", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_4", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_4", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_4", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_4", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_4", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_4", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_4", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_4", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_4", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_4", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_4", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_4", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_4", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_4", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_4", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_4", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_4", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_4", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_4", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_4", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_4", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_4", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_4", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_4", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_4", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_4", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_4", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_4", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B8_4", "VFRAME_LOGIC_OUTS_B8" ], [ "CFG_CENTER_LOGIC_OUTS_B9_4", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_4", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_4", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_4", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_4", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_4", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_4", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_4", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_4", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_4", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_4", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_4", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_4", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_4", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_4", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_4", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_4", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_4", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_4", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_4", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_4", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_4", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_4", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_4", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_4", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_4", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_4", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_4", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_4", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_4", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_4", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_4", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_4", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_4", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_4", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_4", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_4", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_4", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_4", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_4", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_4", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_4", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_4", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_4", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_4", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_4", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_4", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_4", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_4", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_4", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_4", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_4", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_4", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_4", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_4", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_4", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_4", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_4", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_4", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_4", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_4", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_4", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_4", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_4", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_4", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_4", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_4", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_4", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_4", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_4", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_4", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_4", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_4", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_4", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_4", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_4", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_4", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_4", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_4", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_4", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_4", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_4", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_4", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_4", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_4", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_4", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_4", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_4", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_4", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_4", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_4", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_4", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_4", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_4", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_4", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 8 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_3", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_3", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_3", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_3", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_3", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_3", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_3", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_3", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_3", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_3", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_3", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_3", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_3", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_3", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_3", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_3", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_3", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_3", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_3", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_3", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_3", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_3", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_3", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_3", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_3", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_3", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_3", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_3", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_3", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_3", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_3", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_3", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_3", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_3", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_3", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_3", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_3", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_3", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_3", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_3", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_3", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_3", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_3", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_3", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_3", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_3", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_3", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_3", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_3", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_3", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_3", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_3", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_3", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_3", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_3", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_3", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_3", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_3", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_3", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_3", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_3", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_3", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_3", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_3", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_3", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_3", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_3", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_3", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_3", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_3", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_3", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_3", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_3", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_3", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_3", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_3", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_3", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_3", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_3", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_3", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_3", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_3", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_3", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_3", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_3", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_3", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_3", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_3", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_3", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_3", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_3", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_3", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_3", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_3", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_3", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_3", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_3", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_3", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_3", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_3", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_3", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_3", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_3", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_3", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_3", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_3", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_3", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_3", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_3", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_3", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_3", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_3", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B8_3", "VFRAME_LOGIC_OUTS_B8" ], [ "CFG_CENTER_LOGIC_OUTS_B9_3", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_3", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_3", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_3", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_3", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_3", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_3", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_3", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_3", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_3", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_3", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_3", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_3", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_3", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_3", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_3", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_3", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_3", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_3", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_3", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_3", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_3", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_3", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_3", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_3", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_3", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_3", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_3", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_3", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_3", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_3", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_3", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_3", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_3", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_3", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_3", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_3", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_3", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_3", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_3", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_3", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_3", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_3", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_3", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_3", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_3", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_3", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_3", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_3", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_3", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_3", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_3", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_3", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_3", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_3", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_3", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_3", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_3", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_3", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_3", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_3", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_3", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_3", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_3", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_3", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_3", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_3", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_3", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_3", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_3", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_3", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_3", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_3", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_3", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_3", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_3", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_3", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_3", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_3", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_3", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_3", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_3", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_3", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_3", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_3", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_3", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_3", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_3", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_3", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_3", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_3", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_3", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_3", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_3", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 9 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_2", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_2", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_2", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_2", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_2", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_2", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_2", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_2", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_2", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_2", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_2", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_2", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_2", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_2", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_2", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_2", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_2", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_2", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_2", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_2", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_2", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_2", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_2", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_2", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_2", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_2", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_2", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_2", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_2", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_2", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_2", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_2", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_2", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_2", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_2", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_2", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_2", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_2", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_2", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_2", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_2", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_2", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_2", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_2", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_2", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_2", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_2", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_2", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_2", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_2", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_2", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_2", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_2", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_2", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_2", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_2", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_2", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_2", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_2", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_2", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_2", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_2", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_2", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_2", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_2", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_2", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_2", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_2", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_2", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_2", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_2", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_2", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_2", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_2", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_2", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_2", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_2", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_2", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_2", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_2", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_2", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_2", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_2", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_2", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_2", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_2", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_2", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_2", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_2", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_2", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_2", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_2", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_2", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_2", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_2", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_2", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_2", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_2", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_2", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_2", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_2", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_2", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_2", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_2", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_2", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_2", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_2", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_2", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_2", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_2", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_2", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_2", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B8_2", "VFRAME_LOGIC_OUTS_B8" ], [ "CFG_CENTER_LOGIC_OUTS_B9_2", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_2", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_2", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_2", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_2", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_2", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_2", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_2", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_2", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_2", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_2", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_2", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_2", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_2", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_2", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_2", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_2", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_2", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_2", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_2", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_2", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_2", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_2", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_2", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_2", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_2", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_2", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_2", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_2", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_2", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_2", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_2", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_2", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_2", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_2", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_2", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_2", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_2", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_2", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_2", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_2", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_2", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_2", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_2", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_2", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_2", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_2", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_2", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_2", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_2", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_2", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_2", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_2", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_2", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_2", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_2", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_2", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_2", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_2", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_2", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_2", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_2", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_2", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_2", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_2", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_2", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_2", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_2", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_2", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_2", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_2", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_2", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_2", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_2", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_2", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_2", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_2", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_2", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_2", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_2", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_2", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_2", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_2", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_2", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_2", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_2", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_2", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_2", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_2", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_2", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_2", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_2", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_2", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_2", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_2", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 10 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_1", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_1", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_1", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_1", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_1", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_1", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_1", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_1", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_1", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_1", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_1", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_1", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_1", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_1", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_1", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_1", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_1", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_1", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_1", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_1", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_1", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_1", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_1", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_1", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_1", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_1", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_1", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_1", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_1", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_1", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_1", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_1", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_1", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_1", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_1", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_1", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_1", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_1", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_1", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_1", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_1", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_1", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_1", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_1", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_1", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_1", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_1", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_1", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_1", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_1", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_1", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_1", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_1", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_1", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_1", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_1", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_1", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_1", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_1", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_1", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_1", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_1", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_1", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_1", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_1", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_1", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_1", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_1", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_1", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_1", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_1", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_1", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_1", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_1", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_1", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_1", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_1", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_1", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_1", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_1", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_1", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_1", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_1", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_1", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_1", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_1", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_1", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_1", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_1", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_1", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_1", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_1", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_1", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_1", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_1", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_1", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_1", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_1", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_1", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_1", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_1", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_1", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_1", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_1", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_1", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_1", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_1", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_1", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_1", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_1", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_1", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_1", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B10_1", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_1", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_1", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_1", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_1", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_1", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_1", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_1", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_1", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_1", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_1", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_1", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_1", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_1", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_1", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_1", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_1", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_1", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_1", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_1", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_1", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_1", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_1", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_1", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_1", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_1", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_1", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_1", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_1", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_1", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_1", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_1", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_1", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_1", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_1", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_1", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_1", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_1", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_1", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_1", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_1", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_1", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_1", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_1", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_1", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_1", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_1", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_1", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_1", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_1", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_1", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_1", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_1", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_1", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_1", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_1", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_1", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_1", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_1", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_1", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_1", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_1", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_1", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_1", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_1", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_1", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_1", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_1", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_1", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_1", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_1", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_1", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_1", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_1", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_1", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_1", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_1", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_1", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_1", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_1", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_1", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_1", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_1", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_1", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_1", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_1", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_1", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_1", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_1", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_1", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_1", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_1", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_1", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_1", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 11 ], "tile_types": [ "CFG_CENTER_MID", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_0", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_0", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_0", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_0", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_0", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_0", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_0", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_0", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_0", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_0", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_0", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_0", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_0", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_0", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_0", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_0", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_0", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_0", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_0", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_0", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_0", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_0", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_0", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_0", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_0", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_0", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_0", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_0", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_0", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_0", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_0", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_0", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_0", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_0", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_0", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_0", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_0", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_0", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_0", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_0", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_0", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_0", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_0", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_0", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_0", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_0", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_0", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_0", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_0", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_0", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_0", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_0", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_0", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_0", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_0", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_0", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_0", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_0", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_0", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_0", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_0", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_0", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_0", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_0", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_0", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_0", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_0", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_0", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_0", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_0", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_0", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_0", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_0", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_0", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_0", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_0", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_0", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_0", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_0", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_0", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_0", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_0", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_0", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_0", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_0", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_0", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_0", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_0", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_0", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_0", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_0", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_0", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_0", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_0", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_0", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_0", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_0", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_0", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_0", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_0", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_0", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_0", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_0", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_0", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_0", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_0", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_0", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_0", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_0", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_0", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_0", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_0", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B8_0", "VFRAME_LOGIC_OUTS_B8" ], [ "CFG_CENTER_LOGIC_OUTS_B9_0", "VFRAME_LOGIC_OUTS_B9" ], [ "CFG_CENTER_LOGIC_OUTS_B10_0", "VFRAME_LOGIC_OUTS_B10" ], [ "CFG_CENTER_LOGIC_OUTS_B11_0", "VFRAME_LOGIC_OUTS_B11" ], [ "CFG_CENTER_LOGIC_OUTS_B12_0", "VFRAME_LOGIC_OUTS_B12" ], [ "CFG_CENTER_LOGIC_OUTS_B13_0", "VFRAME_LOGIC_OUTS_B13" ], [ "CFG_CENTER_LOGIC_OUTS_B14_0", "VFRAME_LOGIC_OUTS_B14" ], [ "CFG_CENTER_LOGIC_OUTS_B15_0", "VFRAME_LOGIC_OUTS_B15" ], [ "CFG_CENTER_LOGIC_OUTS_B16_0", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_0", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_0", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_0", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_0", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_0", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_0", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_0", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_0", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_0", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_0", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_0", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_0", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_0", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_0", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_0", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_0", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_0", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_0", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_0", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_0", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_0", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_0", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_0", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_0", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_0", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_0", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_0", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_0", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_0", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_0", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_0", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_0", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_0", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_0", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_0", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_0", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_0", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_0", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_0", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_0", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_0", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_0", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_0", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_0", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_0", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_0", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_0", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_0", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_0", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_0", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_0", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_0", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_0", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_0", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_0", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_0", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_0", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_0", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_0", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_0", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_0", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_0", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_0", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_0", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_0", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_0", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_0", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_0", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_0", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_0", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_0", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_0", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_0", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_0", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_0", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_0", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_0", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_0", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_0", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_0", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_0", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_0", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_0", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_0", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_0", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_0", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_0", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ -1, -9 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_9", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_9", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_9", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_9", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_9", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_9", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_9", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_9", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_9", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_9", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_9", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_9", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_9", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_9", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_9", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_9", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_9", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_9", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_9", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_9", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_9", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_9", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_9", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_9", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_9", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_9", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_9", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_9", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_9", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_9", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_9", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_9", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_9", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_9", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_9", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_9", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_9", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_9", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_9", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_9", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_9", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_9", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_9", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_9", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_9", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_9", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_9", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_9", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_9", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_9", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_9", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_9", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_9", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_9", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_9", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_9", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_9", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_9", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_9", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_9", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_9", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_9", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_9", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_9", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_9", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_9", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_9", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_9", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_9", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_9", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_9", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_9", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_9", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_9", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_9", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_9", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_9", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_9", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_9", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_9", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_9", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_9", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_9", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_9", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_9", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_9", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_9", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_9", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_9", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_9", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_9", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_9", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_9", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_9", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_9", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_9", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_9", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_9", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_9", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_9", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_9", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_9", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_9", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_9", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_9", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_9", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_9", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_9", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_9", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_9", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_9", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_9", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_9", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_9", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_9", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_9", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_9", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_9", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_9", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_9", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_9", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_9", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_9", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_9", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -8 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_8", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_8", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_8", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_8", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_8", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_8", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_8", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_8", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_8", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_8", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_8", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_8", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_8", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_8", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_8", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_8", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_8", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_8", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_8", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_8", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_8", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_8", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_8", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_8", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_8", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_8", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_8", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_8", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_8", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_8", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_8", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_8", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_8", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_8", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_8", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_8", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_8", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_8", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_8", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_8", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_8", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_8", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_8", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_8", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_8", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_8", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_8", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_8", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_8", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_8", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_8", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_8", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_8", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_8", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_8", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_8", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_8", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_8", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_8", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_8", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_8", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_8", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_8", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_8", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_8", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_8", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_8", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_8", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_8", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_8", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_8", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_8", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_8", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_8", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_8", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_8", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_8", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_8", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_8", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_8", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_8", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_8", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_8", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_8", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_8", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_8", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_8", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_8", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_8", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_8", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_8", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_8", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_8", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_8", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_8", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_8", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_8", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_8", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_8", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_8", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_8", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_8", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_8", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_8", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_8", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_8", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_8", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_8", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_8", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_8", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_8", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_8", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_8", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_8", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_8", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_8", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_8", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_8", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_8", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_8", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_8", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_8", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_8", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_8", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_7", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_7", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_7", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_7", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_7", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_7", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_7", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_7", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_7", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_7", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_7", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_7", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_7", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_7", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_7", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_7", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_7", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_7", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_7", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_7", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_7", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_7", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_7", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_7", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_7", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_7", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_7", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_7", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_7", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_7", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_7", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_7", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_7", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_7", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_7", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_7", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_7", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_7", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_7", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_7", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_7", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_7", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_7", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_7", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_7", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_7", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_7", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_7", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_7", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_7", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_7", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_7", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_7", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_7", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_7", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_7", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_7", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_7", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_7", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_7", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_7", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_7", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_7", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_7", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_7", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_7", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_7", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_7", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_7", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_7", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_7", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_7", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_7", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_7", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_7", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_7", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_7", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_7", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_7", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_7", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_7", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_7", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_7", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_7", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_7", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_7", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_7", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_7", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_7", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_7", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_7", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_7", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_7", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_7", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_7", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_7", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_7", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_7", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_7", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_7", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_7", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_7", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_7", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_7", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_7", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_7", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_7", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_7", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_7", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_7", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_7", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_7", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_7", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_7", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_7", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_7", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_7", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_7", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_7", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_7", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_7", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_7", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_7", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_7", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_6", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_6", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_6", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_6", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_6", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_6", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_6", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_6", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_6", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_6", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_6", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_6", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_6", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_6", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_6", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_6", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_6", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_6", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_6", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_6", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_6", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_6", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_6", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_6", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_6", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_6", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_6", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_6", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_6", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_6", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_6", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_6", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_6", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_6", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_6", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_6", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_6", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_6", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_6", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_6", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_6", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_6", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_6", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_6", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_6", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_6", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_6", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_6", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_6", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_6", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_6", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_6", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_6", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_6", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_6", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_6", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_6", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_6", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_6", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_6", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_6", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_6", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_6", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_6", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_6", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_6", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_6", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_6", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_6", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_6", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_6", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_6", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_6", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_6", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_6", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_6", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_6", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_6", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_6", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_6", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_6", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_6", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_6", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_6", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_6", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_6", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_6", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_6", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_6", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_6", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_6", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_6", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_6", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_6", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_6", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_6", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_6", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_6", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_6", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_6", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_6", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_6", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_6", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_6", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_6", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_6", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_6", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_6", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_6", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_6", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_6", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_6", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_6", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_6", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_6", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_6", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_6", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_6", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_6", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_6", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_6", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_6", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_6", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_6", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_5", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_5", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_5", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_5", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_5", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_5", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_5", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_5", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_5", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_5", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_5", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_5", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_5", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_5", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_5", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_5", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_5", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_5", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_5", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_5", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_5", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_5", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_5", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_5", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_5", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_5", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_5", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_5", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_5", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_5", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_5", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_5", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_5", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_5", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_5", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_5", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_5", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_5", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_5", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_5", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_5", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_5", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_5", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_5", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_5", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_5", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_5", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_5", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_5", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_5", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_5", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_5", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_5", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_5", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_5", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_5", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_5", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_5", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_5", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_5", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_5", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_5", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_5", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_5", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_5", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_5", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_5", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_5", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_5", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_5", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_5", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_5", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_5", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_5", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_5", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_5", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_5", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_5", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_5", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_5", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_5", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_5", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_5", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_5", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_5", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_5", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_5", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_5", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_5", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_5", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_5", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_5", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_5", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_5", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_5", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_5", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_5", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_5", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_5", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_5", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_5", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_5", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_5", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_5", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_5", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_5", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_5", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_5", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_5", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_5", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_5", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_5", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_5", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_5", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_5", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_5", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_5", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_5", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_5", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_5", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_5", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_5", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_5", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_5", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_4", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_4", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_4", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_4", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_4", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_4", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_4", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_4", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_4", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_4", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_4", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_4", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_4", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_4", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_4", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_4", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_4", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_4", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_4", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_4", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_4", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_4", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_4", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_4", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_4", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_4", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_4", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_4", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_4", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_4", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_4", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_4", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_4", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_4", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_4", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_4", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_4", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_4", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_4", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_4", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_4", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_4", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_4", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_4", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_4", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_4", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_4", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_4", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_4", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_4", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_4", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_4", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_4", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_4", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_4", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_4", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_4", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_4", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_4", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_4", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_4", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_4", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_4", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_4", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_4", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_4", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_4", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_4", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_4", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_4", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_4", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_4", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_4", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_4", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_4", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_4", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_4", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_4", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_4", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_4", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_4", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_4", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_4", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_4", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_4", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_4", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_4", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_4", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_4", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_4", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_4", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_4", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_4", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_4", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_4", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_4", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_4", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_4", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_4", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_4", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_4", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_4", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_4", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_4", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_4", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_4", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_4", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_4", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_4", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_4", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_4", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_4", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_4", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_4", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_4", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_4", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_4", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_4", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_4", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_4", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_4", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_4", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_4", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_4", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_3", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_3", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_3", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_3", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_3", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_3", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_3", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_3", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_3", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_3", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_3", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_3", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_3", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_3", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_3", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_3", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_3", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_3", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_3", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_3", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_3", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_3", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_3", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_3", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_3", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_3", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_3", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_3", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_3", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_3", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_3", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_3", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_3", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_3", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_3", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_3", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_3", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_3", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_3", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_3", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_3", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_3", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_3", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_3", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_3", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_3", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_3", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_3", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_3", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_3", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_3", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_3", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_3", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_3", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_3", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_3", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_3", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_3", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_3", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_3", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_3", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_3", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_3", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_3", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_3", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_3", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_3", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_3", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_3", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_3", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_3", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_3", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_3", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_3", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_3", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_3", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_3", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_3", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_3", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_3", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_3", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_3", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_3", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_3", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_3", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_3", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_3", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_3", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_3", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_3", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_3", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_3", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_3", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_3", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_3", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_3", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_3", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_3", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_3", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_3", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_3", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_3", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_3", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_3", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_3", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_3", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_3", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_3", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_3", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_3", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_3", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_3", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_3", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_3", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_3", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_3", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_3", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_3", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_3", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_3", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_3", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_3", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_3", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_3", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_2", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_2", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_2", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_2", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_2", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_2", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_2", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_2", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_2", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_2", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_2", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_2", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_2", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_2", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_2", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_2", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_2", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_2", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_2", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_2", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_2", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_2", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_2", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_2", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_2", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_2", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_2", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_2", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_2", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_2", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_2", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_2", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_2", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_2", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_2", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_2", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_2", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_2", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_2", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_2", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_2", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_2", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_2", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_2", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_2", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_2", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_2", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_2", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_2", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_2", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_2", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_2", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_2", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_2", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_2", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_2", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_2", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_2", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_2", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_2", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_2", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_2", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_2", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_2", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_2", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_2", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_2", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_2", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_2", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_2", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_2", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_2", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_2", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_2", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_2", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_2", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_2", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_2", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_2", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_2", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_2", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_2", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_2", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_2", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_2", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_2", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_2", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_2", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_2", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_2", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_2", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_2", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_2", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_2", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_2", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_2", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_2", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_2", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_2", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_2", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_2", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_2", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_2", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_2", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_2", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_2", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_2", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_2", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_2", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_2", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_2", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_2", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_2", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_2", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_2", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_2", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_2", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_2", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_2", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_2", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_2", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_2", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_2", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_2", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_1", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_1", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_1", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_1", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_1", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_1", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_1", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_1", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_1", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_1", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_1", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_1", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_1", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_1", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_1", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_1", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_1", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_1", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_1", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_1", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_1", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_1", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_1", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_1", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_1", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_1", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_1", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_1", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_1", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_1", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_1", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_1", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_1", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_1", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_1", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_1", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_1", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_1", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_1", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_1", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_1", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_1", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_1", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_1", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_1", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_1", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_1", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_1", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_1", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_1", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_1", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_1", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_1", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_1", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_1", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_1", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_1", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_1", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_1", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_1", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_1", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_1", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_1", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_1", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_1", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_1", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_1", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_1", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_1", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_1", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_1", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_1", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_1", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_1", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_1", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_1", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_1", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_1", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_1", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_1", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_1", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_1", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_1", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_1", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_1", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_1", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_1", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_1", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_1", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_1", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_1", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_1", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_1", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_1", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_1", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_1", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_1", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_1", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_1", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_1", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_1", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_1", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_1", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_1", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_1", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_1", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_1", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_1", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_1", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_1", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_1", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_1", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_1", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_1", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_1", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_1", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_1", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_1", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_1", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_1", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_1", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_1", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_1", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_1", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CFG_CENTER_TOP", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "CFG_CENTER_EE2A0_0", "INT_FEEDTHRU_2_EE2A0" ], [ "CFG_CENTER_EE2A1_0", "INT_FEEDTHRU_2_EE2A1" ], [ "CFG_CENTER_EE2A2_0", "INT_FEEDTHRU_2_EE2A2" ], [ "CFG_CENTER_EE2A3_0", "INT_FEEDTHRU_2_EE2A3" ], [ "CFG_CENTER_EE2BEG0_0", "INT_FEEDTHRU_2_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_0", "INT_FEEDTHRU_2_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_0", "INT_FEEDTHRU_2_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_0", "INT_FEEDTHRU_2_EE2BEG3" ], [ "CFG_CENTER_EE4A0_0", "INT_FEEDTHRU_2_EE4A0" ], [ "CFG_CENTER_EE4A1_0", "INT_FEEDTHRU_2_EE4A1" ], [ "CFG_CENTER_EE4A2_0", "INT_FEEDTHRU_2_EE4A2" ], [ "CFG_CENTER_EE4A3_0", "INT_FEEDTHRU_2_EE4A3" ], [ "CFG_CENTER_EE4B0_0", "INT_FEEDTHRU_2_EE4B0" ], [ "CFG_CENTER_EE4B1_0", "INT_FEEDTHRU_2_EE4B1" ], [ "CFG_CENTER_EE4B2_0", "INT_FEEDTHRU_2_EE4B2" ], [ "CFG_CENTER_EE4B3_0", "INT_FEEDTHRU_2_EE4B3" ], [ "CFG_CENTER_EE4BEG0_0", "INT_FEEDTHRU_2_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_0", "INT_FEEDTHRU_2_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_0", "INT_FEEDTHRU_2_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_0", "INT_FEEDTHRU_2_EE4BEG3" ], [ "CFG_CENTER_EE4C0_0", "INT_FEEDTHRU_2_EE4C0" ], [ "CFG_CENTER_EE4C1_0", "INT_FEEDTHRU_2_EE4C1" ], [ "CFG_CENTER_EE4C2_0", "INT_FEEDTHRU_2_EE4C2" ], [ "CFG_CENTER_EE4C3_0", "INT_FEEDTHRU_2_EE4C3" ], [ "CFG_CENTER_EL1BEG0_0", "INT_FEEDTHRU_2_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_0", "INT_FEEDTHRU_2_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_0", "INT_FEEDTHRU_2_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_0", "INT_FEEDTHRU_2_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_0", "INT_FEEDTHRU_2_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_0", "INT_FEEDTHRU_2_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_0", "INT_FEEDTHRU_2_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_0", "INT_FEEDTHRU_2_ER1BEG3" ], [ "CFG_CENTER_LH1_0", "INT_FEEDTHRU_2_LH1" ], [ "CFG_CENTER_LH2_0", "INT_FEEDTHRU_2_LH2" ], [ "CFG_CENTER_LH3_0", "INT_FEEDTHRU_2_LH3" ], [ "CFG_CENTER_LH4_0", "INT_FEEDTHRU_2_LH4" ], [ "CFG_CENTER_LH5_0", "INT_FEEDTHRU_2_LH5" ], [ "CFG_CENTER_LH6_0", "INT_FEEDTHRU_2_LH6" ], [ "CFG_CENTER_LH7_0", "INT_FEEDTHRU_2_LH7" ], [ "CFG_CENTER_LH8_0", "INT_FEEDTHRU_2_LH8" ], [ "CFG_CENTER_LH9_0", "INT_FEEDTHRU_2_LH9" ], [ "CFG_CENTER_LH10_0", "INT_FEEDTHRU_2_LH10" ], [ "CFG_CENTER_LH11_0", "INT_FEEDTHRU_2_LH11" ], [ "CFG_CENTER_LH12_0", "INT_FEEDTHRU_2_LH12" ], [ "CFG_CENTER_NE2A0_0", "INT_FEEDTHRU_2_NE2A0" ], [ "CFG_CENTER_NE2A1_0", "INT_FEEDTHRU_2_NE2A1" ], [ "CFG_CENTER_NE2A2_0", "INT_FEEDTHRU_2_NE2A2" ], [ "CFG_CENTER_NE2A3_0", "INT_FEEDTHRU_2_NE2A3" ], [ "CFG_CENTER_NE4BEG0_0", "INT_FEEDTHRU_2_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_0", "INT_FEEDTHRU_2_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_0", "INT_FEEDTHRU_2_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_0", "INT_FEEDTHRU_2_NE4BEG3" ], [ "CFG_CENTER_NE4C0_0", "INT_FEEDTHRU_2_NE4C0" ], [ "CFG_CENTER_NE4C1_0", "INT_FEEDTHRU_2_NE4C1" ], [ "CFG_CENTER_NE4C2_0", "INT_FEEDTHRU_2_NE4C2" ], [ "CFG_CENTER_NE4C3_0", "INT_FEEDTHRU_2_NE4C3" ], [ "CFG_CENTER_NW2A0_0", "INT_FEEDTHRU_2_NW2A0" ], [ "CFG_CENTER_NW2A1_0", "INT_FEEDTHRU_2_NW2A1" ], [ "CFG_CENTER_NW2A2_0", "INT_FEEDTHRU_2_NW2A2" ], [ "CFG_CENTER_NW2A3_0", "INT_FEEDTHRU_2_NW2A3" ], [ "CFG_CENTER_NW4A0_0", "INT_FEEDTHRU_2_NW4A0" ], [ "CFG_CENTER_NW4A1_0", "INT_FEEDTHRU_2_NW4A1" ], [ "CFG_CENTER_NW4A2_0", "INT_FEEDTHRU_2_NW4A2" ], [ "CFG_CENTER_NW4A3_0", "INT_FEEDTHRU_2_NW4A3" ], [ "CFG_CENTER_NW4END0_0", "INT_FEEDTHRU_2_NW4END0" ], [ "CFG_CENTER_NW4END1_0", "INT_FEEDTHRU_2_NW4END1" ], [ "CFG_CENTER_NW4END2_0", "INT_FEEDTHRU_2_NW4END2" ], [ "CFG_CENTER_NW4END3_0", "INT_FEEDTHRU_2_NW4END3" ], [ "CFG_CENTER_SE2A0_0", "INT_FEEDTHRU_2_SE2A0" ], [ "CFG_CENTER_SE2A1_0", "INT_FEEDTHRU_2_SE2A1" ], [ "CFG_CENTER_SE2A2_0", "INT_FEEDTHRU_2_SE2A2" ], [ "CFG_CENTER_SE2A3_0", "INT_FEEDTHRU_2_SE2A3" ], [ "CFG_CENTER_SE4BEG0_0", "INT_FEEDTHRU_2_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_0", "INT_FEEDTHRU_2_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_0", "INT_FEEDTHRU_2_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_0", "INT_FEEDTHRU_2_SE4BEG3" ], [ "CFG_CENTER_SE4C0_0", "INT_FEEDTHRU_2_SE4C0" ], [ "CFG_CENTER_SE4C1_0", "INT_FEEDTHRU_2_SE4C1" ], [ "CFG_CENTER_SE4C2_0", "INT_FEEDTHRU_2_SE4C2" ], [ "CFG_CENTER_SE4C3_0", "INT_FEEDTHRU_2_SE4C3" ], [ "CFG_CENTER_SW2A0_0", "INT_FEEDTHRU_2_SW2A0" ], [ "CFG_CENTER_SW2A1_0", "INT_FEEDTHRU_2_SW2A1" ], [ "CFG_CENTER_SW2A2_0", "INT_FEEDTHRU_2_SW2A2" ], [ "CFG_CENTER_SW2A3_0", "INT_FEEDTHRU_2_SW2A3" ], [ "CFG_CENTER_SW4A0_0", "INT_FEEDTHRU_2_SW4A0" ], [ "CFG_CENTER_SW4A1_0", "INT_FEEDTHRU_2_SW4A1" ], [ "CFG_CENTER_SW4A2_0", "INT_FEEDTHRU_2_SW4A2" ], [ "CFG_CENTER_SW4A3_0", "INT_FEEDTHRU_2_SW4A3" ], [ "CFG_CENTER_SW4END0_0", "INT_FEEDTHRU_2_SW4END0" ], [ "CFG_CENTER_SW4END1_0", "INT_FEEDTHRU_2_SW4END1" ], [ "CFG_CENTER_SW4END2_0", "INT_FEEDTHRU_2_SW4END2" ], [ "CFG_CENTER_SW4END3_0", "INT_FEEDTHRU_2_SW4END3" ], [ "CFG_CENTER_WL1END0_0", "INT_FEEDTHRU_2_WL1END0" ], [ "CFG_CENTER_WL1END1_0", "INT_FEEDTHRU_2_WL1END1" ], [ "CFG_CENTER_WL1END2_0", "INT_FEEDTHRU_2_WL1END2" ], [ "CFG_CENTER_WL1END3_0", "INT_FEEDTHRU_2_WL1END3" ], [ "CFG_CENTER_WR1END0_0", "INT_FEEDTHRU_2_WR1END0" ], [ "CFG_CENTER_WR1END1_0", "INT_FEEDTHRU_2_WR1END1" ], [ "CFG_CENTER_WR1END2_0", "INT_FEEDTHRU_2_WR1END2" ], [ "CFG_CENTER_WR1END3_0", "INT_FEEDTHRU_2_WR1END3" ], [ "CFG_CENTER_WW2A0_0", "INT_FEEDTHRU_2_WW2A0" ], [ "CFG_CENTER_WW2A1_0", "INT_FEEDTHRU_2_WW2A1" ], [ "CFG_CENTER_WW2A2_0", "INT_FEEDTHRU_2_WW2A2" ], [ "CFG_CENTER_WW2A3_0", "INT_FEEDTHRU_2_WW2A3" ], [ "CFG_CENTER_WW2END0_0", "INT_FEEDTHRU_2_WW2END0" ], [ "CFG_CENTER_WW2END1_0", "INT_FEEDTHRU_2_WW2END1" ], [ "CFG_CENTER_WW2END2_0", "INT_FEEDTHRU_2_WW2END2" ], [ "CFG_CENTER_WW2END3_0", "INT_FEEDTHRU_2_WW2END3" ], [ "CFG_CENTER_WW4A0_0", "INT_FEEDTHRU_2_WW4A0" ], [ "CFG_CENTER_WW4A1_0", "INT_FEEDTHRU_2_WW4A1" ], [ "CFG_CENTER_WW4A2_0", "INT_FEEDTHRU_2_WW4A2" ], [ "CFG_CENTER_WW4A3_0", "INT_FEEDTHRU_2_WW4A3" ], [ "CFG_CENTER_WW4B0_0", "INT_FEEDTHRU_2_WW4B0" ], [ "CFG_CENTER_WW4B1_0", "INT_FEEDTHRU_2_WW4B1" ], [ "CFG_CENTER_WW4B2_0", "INT_FEEDTHRU_2_WW4B2" ], [ "CFG_CENTER_WW4B3_0", "INT_FEEDTHRU_2_WW4B3" ], [ "CFG_CENTER_WW4C0_0", "INT_FEEDTHRU_2_WW4C0" ], [ "CFG_CENTER_WW4C1_0", "INT_FEEDTHRU_2_WW4C1" ], [ "CFG_CENTER_WW4C2_0", "INT_FEEDTHRU_2_WW4C2" ], [ "CFG_CENTER_WW4C3_0", "INT_FEEDTHRU_2_WW4C3" ], [ "CFG_CENTER_WW4END0_0", "INT_FEEDTHRU_2_WW4END0" ], [ "CFG_CENTER_WW4END1_0", "INT_FEEDTHRU_2_WW4END1" ], [ "CFG_CENTER_WW4END2_0", "INT_FEEDTHRU_2_WW4END2" ], [ "CFG_CENTER_WW4END3_0", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ 1, -9 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_9", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_9", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_9", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_9", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_9", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_9", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_9", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_9", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_9", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_9", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_9", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_9", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_9", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_9", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_9", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_9", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_9", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_9", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_9", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_9", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_9", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_9", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_9", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_9", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_9", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_9", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_9", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_9", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_9", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_9", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_9", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_9", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_9", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_9", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_9", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_9", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_9", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_9", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_9", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_9", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_9", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_9", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_9", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_9", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_9", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_9", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_9", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_9", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_9", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_9", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_9", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_9", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_9", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_9", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_9", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_9", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_9", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_9", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_9", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_9", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_9", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_9", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_9", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_9", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_9", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_9", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_9", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_9", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_9", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_9", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_9", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_9", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_9", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_9", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_9", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_9", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_9", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_9", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_9", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_9", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_9", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_9", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_9", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_9", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_9", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_9", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_9", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_9", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_9", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_9", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_9", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_9", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_9", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_9", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_9", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_9", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_9", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_9", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_9", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_9", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_9", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_9", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_9", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_9", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_9", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_9", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_9", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_9", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_9", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_9", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_9", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_9", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B16_9", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_9", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_9", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_9", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_9", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_9", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_9", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_9", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_9", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_9", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_9", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_9", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_9", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_9", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_9", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_9", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_9", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_9", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_9", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_9", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_9", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_9", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_9", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_9", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_9", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_9", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_9", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_9", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_9", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_9", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_9", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_9", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_9", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_9", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_9", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_9", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_9", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_9", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_9", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_9", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_9", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_9", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_9", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_9", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_9", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_9", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_9", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_9", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_9", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_9", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_9", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_9", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_9", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_9", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_9", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_9", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_9", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_9", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_9", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_9", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_9", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_9", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_9", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_9", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_9", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_9", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_9", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_9", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_9", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_9", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_9", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_9", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_9", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_9", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_9", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_9", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_9", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_9", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_9", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_9", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_9", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_9", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_9", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_9", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_9", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_9", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_9", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_9", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -8 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_8", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_8", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_8", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_8", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_8", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_8", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_8", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_8", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_8", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_8", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_8", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_8", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_8", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_8", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_8", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_8", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_8", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_8", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_8", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_8", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_8", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_8", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_8", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_8", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_8", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_8", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_8", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_8", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_8", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_8", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_8", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_8", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_8", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_8", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_8", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_8", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_8", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_8", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_8", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_8", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_8", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_8", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_8", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_8", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_8", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_8", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_8", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_8", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_8", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_8", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_8", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_8", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_8", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_8", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_8", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_8", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_8", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_8", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_8", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_8", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_8", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_8", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_8", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_8", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_8", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_8", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_8", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_8", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_8", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_8", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_8", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_8", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_8", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_8", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_8", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_8", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_8", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_8", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_8", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_8", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_8", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_8", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_8", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_8", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_8", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_8", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_8", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_8", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_8", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_8", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_8", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_8", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_8", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_8", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_8", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_8", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_8", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_8", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_8", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_8", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_8", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_8", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_8", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_8", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_8", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_8", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_8", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_8", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_8", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_8", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_8", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_8", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B16_8", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_8", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_8", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_8", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_8", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_8", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_8", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_8", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_8", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_8", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_8", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_8", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_8", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_8", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_8", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_8", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_8", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_8", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_8", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_8", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_8", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_8", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_8", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_8", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_8", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_8", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_8", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_8", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_8", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_8", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_8", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_8", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_8", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_8", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_8", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_8", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_8", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_8", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_8", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_8", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_8", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_8", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_8", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_8", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_8", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_8", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_8", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_8", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_8", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_8", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_8", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_8", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_8", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_8", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_8", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_8", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_8", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_8", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_8", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_8", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_8", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_8", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_8", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_8", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_8", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_8", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_8", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_8", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_8", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_8", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_8", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_8", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_8", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_8", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_8", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_8", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_8", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_8", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_8", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_8", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_8", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_8", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_8", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_8", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_8", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_8", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_8", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_8", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_7", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_7", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_7", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_7", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_7", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_7", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_7", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_7", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_7", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_7", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_7", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_7", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_7", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_7", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_7", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_7", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_7", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_7", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_7", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_7", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_7", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_7", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_7", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_7", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_7", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_7", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_7", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_7", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_7", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_7", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_7", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_7", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_7", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_7", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_7", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_7", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_7", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_7", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_7", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_7", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_7", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_7", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_7", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_7", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_7", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_7", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_7", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_7", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_7", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_7", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_7", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_7", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_7", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_7", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_7", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_7", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_7", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_7", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_7", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_7", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_7", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_7", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_7", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_7", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_7", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_7", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_7", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_7", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_7", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_7", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_7", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_7", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_7", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_7", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_7", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_7", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_7", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_7", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_7", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_7", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_7", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_7", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_7", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_7", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_7", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_7", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_7", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_7", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_7", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_7", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_7", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_7", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_7", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_7", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_7", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_7", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_7", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_7", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_7", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_7", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_7", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_7", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_7", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_7", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_7", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_7", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_7", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_7", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_7", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_7", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_7", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_7", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B16_7", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_7", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_7", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_7", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_7", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_7", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_7", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_7", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_7", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_7", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_7", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_7", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_7", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_7", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_7", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_7", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_7", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_7", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_7", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_7", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_7", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_7", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_7", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_7", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_7", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_7", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_7", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_7", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_7", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_7", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_7", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_7", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_7", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_7", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_7", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_7", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_7", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_7", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_7", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_7", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_7", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_7", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_7", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_7", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_7", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_7", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_7", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_7", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_7", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_7", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_7", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_7", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_7", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_7", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_7", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_7", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_7", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_7", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_7", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_7", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_7", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_7", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_7", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_7", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_7", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_7", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_7", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_7", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_7", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_7", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_7", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_7", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_7", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_7", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_7", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_7", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_7", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_7", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_7", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_7", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_7", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_7", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_7", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_7", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_7", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_7", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_7", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_7", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_6", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_6", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_6", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_6", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_6", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_6", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_6", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_6", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_6", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_6", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_6", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_6", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_6", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_6", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_6", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_6", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_6", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_6", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_6", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_6", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_6", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_6", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_6", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_6", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_6", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_6", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_6", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_6", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_6", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_6", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_6", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_6", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_6", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_6", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_6", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_6", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_6", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_6", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_6", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_6", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_6", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_6", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_6", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_6", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_6", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_6", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_6", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_6", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_6", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_6", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_6", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_6", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_6", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_6", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_6", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_6", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_6", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_6", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_6", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_6", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_6", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_6", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_6", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_6", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_6", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_6", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_6", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_6", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_6", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_6", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_6", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_6", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_6", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_6", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_6", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_6", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_6", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_6", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_6", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_6", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_6", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_6", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_6", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_6", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_6", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_6", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_6", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_6", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_6", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_6", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_6", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_6", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_6", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_6", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_6", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_6", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_6", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_6", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_6", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_6", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_6", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_6", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_6", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_6", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_6", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_6", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_6", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_6", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_6", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_6", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_6", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_6", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B16_6", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_6", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_6", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_6", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_6", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_6", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_6", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_6", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_6", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_6", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_6", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_6", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_6", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_6", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_6", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_6", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_6", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_6", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_6", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_6", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_6", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_6", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_6", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_6", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_6", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_6", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_6", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_6", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_6", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_6", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_6", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_6", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_6", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_6", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_6", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_6", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_6", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_6", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_6", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_6", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_6", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_6", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_6", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_6", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_6", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_6", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_6", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_6", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_6", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_6", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_6", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_6", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_6", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_6", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_6", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_6", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_6", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_6", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_6", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_6", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_6", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_6", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_6", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_6", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_6", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_6", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_6", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_6", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_6", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_6", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_6", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_6", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_6", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_6", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_6", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_6", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_6", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_6", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_6", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_6", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_6", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_6", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_6", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_6", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_6", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_6", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_6", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_6", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_5", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_5", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_5", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_5", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_5", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_5", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_5", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_5", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_5", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_5", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_5", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_5", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_5", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_5", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_5", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_5", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_5", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_5", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_5", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_5", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_5", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_5", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_5", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_5", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_5", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_5", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_5", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_5", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_5", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_5", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_5", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_5", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_5", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_5", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_5", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_5", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_5", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_5", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_5", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_5", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_5", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_5", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_5", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_5", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_5", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_5", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_5", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_5", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_5", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_5", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_5", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_5", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_5", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_5", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_5", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_5", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_5", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_5", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_5", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_5", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_5", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_5", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_5", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_5", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_5", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_5", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_5", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_5", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_5", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_5", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_5", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_5", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_5", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_5", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_5", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_5", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_5", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_5", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_5", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_5", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_5", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_5", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_5", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_5", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_5", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_5", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_5", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_5", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_5", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_5", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_5", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_5", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_5", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_5", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_5", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_5", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_5", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_5", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_5", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_5", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_5", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_5", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_5", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_5", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_5", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_5", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_5", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_5", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_5", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_5", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_5", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_5", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B16_5", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_5", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_5", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_5", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_5", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_5", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_5", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_5", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_5", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_5", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_5", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_5", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_5", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_5", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_5", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_5", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_5", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_5", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_5", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_5", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_5", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_5", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_5", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_5", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_5", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_5", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_5", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_5", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_5", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_5", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_5", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_5", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_5", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_5", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_5", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_5", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_5", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_5", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_5", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_5", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_5", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_5", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_5", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_5", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_5", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_5", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_5", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_5", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_5", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_5", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_5", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_5", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_5", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_5", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_5", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_5", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_5", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_5", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_5", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_5", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_5", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_5", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_5", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_5", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_5", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_5", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_5", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_5", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_5", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_5", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_5", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_5", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_5", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_5", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_5", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_5", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_5", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_5", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_5", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_5", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_5", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_5", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_5", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_5", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_5", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_5", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_5", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_5", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_4", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_4", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_4", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_4", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_4", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_4", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_4", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_4", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_4", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_4", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_4", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_4", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_4", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_4", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_4", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_4", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_4", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_4", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_4", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_4", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_4", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_4", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_4", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_4", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_4", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_4", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_4", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_4", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_4", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_4", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_4", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_4", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_4", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_4", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_4", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_4", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_4", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_4", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_4", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_4", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_4", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_4", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_4", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_4", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_4", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_4", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_4", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_4", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_4", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_4", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_4", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_4", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_4", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_4", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_4", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_4", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_4", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_4", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_4", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_4", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_4", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_4", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_4", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_4", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_4", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_4", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_4", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_4", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_4", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_4", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_4", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_4", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_4", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_4", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_4", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_4", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_4", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_4", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_4", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_4", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_4", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_4", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_4", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_4", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_4", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_4", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_4", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_4", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_4", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_4", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_4", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_4", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_4", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_4", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_4", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_4", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_4", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_4", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_4", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_4", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_4", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_4", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_4", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_4", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_4", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_4", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_4", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_4", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_4", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_4", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_4", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_4", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B22_4", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_4", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_4", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_4", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_4", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_4", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_4", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_4", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_4", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_4", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_4", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_4", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_4", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_4", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_4", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_4", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_4", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_4", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_4", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_4", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_4", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_4", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_4", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_4", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_4", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_4", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_4", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_4", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_4", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_4", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_4", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_4", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_4", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_4", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_4", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_4", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_4", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_4", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_4", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_4", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_4", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_4", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_4", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_4", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_4", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_4", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_4", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_4", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_4", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_4", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_4", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_4", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_4", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_4", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_4", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_4", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_4", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_4", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_4", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_4", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_4", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_4", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_4", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_4", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_4", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_4", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_4", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_4", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_4", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_4", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_4", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_4", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_4", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_4", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_4", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_4", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_4", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_4", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_4", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_4", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_4", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_4", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_3", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_3", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_3", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_3", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_3", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_3", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_3", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_3", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_3", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_3", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_3", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_3", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_3", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_3", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_3", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_3", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_3", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_3", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_3", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_3", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_3", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_3", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_3", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_3", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_3", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_3", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_3", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_3", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_3", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_3", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_3", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_3", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_3", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_3", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_3", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_3", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_3", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_3", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_3", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_3", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_3", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_3", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_3", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_3", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_3", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_3", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_3", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_3", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_3", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_3", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_3", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_3", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_3", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_3", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_3", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_3", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_3", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_3", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_3", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_3", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_3", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_3", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_3", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_3", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_3", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_3", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_3", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_3", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_3", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_3", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_3", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_3", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_3", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_3", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_3", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_3", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_3", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_3", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_3", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_3", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_3", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_3", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_3", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_3", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_3", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_3", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_3", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_3", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_3", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_3", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_3", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_3", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_3", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_3", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_3", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_3", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_3", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_3", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_3", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_3", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_3", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_3", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_3", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_3", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_3", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_3", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_3", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_3", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_3", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_3", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_3", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_3", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B16_3", "VFRAME_LOGIC_OUTS_B16" ], [ "CFG_CENTER_LOGIC_OUTS_B17_3", "VFRAME_LOGIC_OUTS_B17" ], [ "CFG_CENTER_LOGIC_OUTS_B18_3", "VFRAME_LOGIC_OUTS_B18" ], [ "CFG_CENTER_LOGIC_OUTS_B19_3", "VFRAME_LOGIC_OUTS_B19" ], [ "CFG_CENTER_LOGIC_OUTS_B20_3", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_3", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_3", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_3", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_3", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_3", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_3", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_3", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_3", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_3", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_3", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_3", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_3", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_3", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_3", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_3", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_3", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_3", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_3", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_3", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_3", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_3", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_3", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_3", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_3", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_3", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_3", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_3", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_3", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_3", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_3", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_3", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_3", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_3", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_3", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_3", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_3", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_3", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_3", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_3", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_3", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_3", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_3", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_3", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_3", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_3", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_3", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_3", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_3", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_3", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_3", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_3", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_3", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_3", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_3", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_3", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_3", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_3", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_3", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_3", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_3", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_3", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_3", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_3", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_3", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_3", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_3", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_3", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_3", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_3", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_3", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_3", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_3", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_3", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_3", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_3", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_3", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_3", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_3", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_3", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_3", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_3", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_3", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_2", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_2", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_2", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_2", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_2", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_2", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_2", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_2", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_2", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_2", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_2", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_2", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_2", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_2", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_2", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_2", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_2", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_2", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_2", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_2", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_2", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_2", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_2", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_2", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_2", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_2", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_2", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_2", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_2", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_2", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_2", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_2", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_2", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_2", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_2", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_2", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_2", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_2", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_2", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_2", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_2", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_2", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_2", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_2", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_2", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_2", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_2", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_2", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_2", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_2", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_2", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_2", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_2", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_2", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_2", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_2", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_2", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_2", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_2", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_2", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_2", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_2", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_2", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_2", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_2", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_2", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_2", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_2", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_2", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_2", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_2", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_2", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_2", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_2", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_2", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_2", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_2", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_2", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_2", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_2", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_2", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_2", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_2", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_2", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_2", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_2", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_2", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_2", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_2", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_2", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_2", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_2", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_2", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_2", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_2", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_2", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_2", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_2", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_2", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_2", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_2", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_2", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_2", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_2", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_2", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_2", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_2", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_2", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_2", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_2", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_2", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_2", "VFRAME_LH12" ], [ "CFG_CENTER_LOGIC_OUTS_B20_2", "VFRAME_LOGIC_OUTS_B20" ], [ "CFG_CENTER_LOGIC_OUTS_B21_2", "VFRAME_LOGIC_OUTS_B21" ], [ "CFG_CENTER_LOGIC_OUTS_B22_2", "VFRAME_LOGIC_OUTS_B22" ], [ "CFG_CENTER_LOGIC_OUTS_B23_2", "VFRAME_LOGIC_OUTS_B23" ], [ "CFG_CENTER_NE2A0_2", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_2", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_2", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_2", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_2", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_2", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_2", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_2", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_2", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_2", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_2", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_2", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_2", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_2", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_2", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_2", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_2", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_2", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_2", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_2", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_2", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_2", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_2", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_2", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_2", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_2", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_2", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_2", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_2", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_2", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_2", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_2", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_2", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_2", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_2", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_2", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_2", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_2", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_2", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_2", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_2", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_2", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_2", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_2", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_2", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_2", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_2", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_2", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_2", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_2", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_2", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_2", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_2", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_2", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_2", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_2", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_2", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_2", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_2", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_2", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_2", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_2", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_2", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_2", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_2", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_2", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_2", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_2", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_2", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_2", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_2", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_2", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_2", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_2", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_2", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_2", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_2", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_2", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_2", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_2", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_1", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_1", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_1", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_1", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_1", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_1", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_1", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_1", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_1", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_1", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_1", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_1", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_1", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_1", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_1", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_1", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_1", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_1", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_1", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_1", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_1", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_1", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_1", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_1", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_1", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_1", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_1", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_1", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_1", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_1", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_1", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_1", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_1", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_1", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_1", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_1", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_1", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_1", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_1", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_1", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_1", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_1", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_1", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_1", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_1", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_1", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_1", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_1", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_1", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_1", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_1", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_1", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_1", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_1", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_1", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_1", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_1", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_1", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_1", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_1", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_1", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_1", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_1", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_1", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_1", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_1", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_1", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_1", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_1", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_1", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_1", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_1", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_1", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_1", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_1", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_1", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_1", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_1", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_1", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_1", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_1", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_1", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_1", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_1", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_1", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_1", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_1", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_1", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_1", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_1", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_1", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_1", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_1", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_1", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_1", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_1", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_1", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_1", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_1", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_1", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_1", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_1", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_1", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_1", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_1", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_1", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_1", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_1", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_1", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_1", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_1", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_1", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_1", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_1", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_1", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_1", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_1", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_1", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_1", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_1", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_1", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_1", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_1", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_1", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_1", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_1", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_1", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_1", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_1", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_1", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_1", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_1", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_1", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_1", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_1", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_1", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_1", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_1", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_1", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_1", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_1", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_1", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_1", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_1", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_1", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_1", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_1", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_1", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_1", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_1", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_1", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_1", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_1", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_1", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_1", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_1", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_1", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_1", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_1", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_1", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_1", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_1", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_1", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_1", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_1", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_1", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_1", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_1", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_1", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_1", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_1", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_1", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_1", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_1", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_1", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_1", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_1", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_1", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_1", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_1", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_1", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_1", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_1", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_1", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_1", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_1", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_1", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_1", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_1", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_1", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_1", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_1", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CFG_CENTER_TOP", "VFRAME" ], "wire_pairs": [ [ "CFG_CENTER_BYP0_0", "VFRAME_BYP0" ], [ "CFG_CENTER_BYP1_0", "VFRAME_BYP1" ], [ "CFG_CENTER_BYP2_0", "VFRAME_BYP2" ], [ "CFG_CENTER_BYP3_0", "VFRAME_BYP3" ], [ "CFG_CENTER_BYP4_0", "VFRAME_BYP4" ], [ "CFG_CENTER_BYP5_0", "VFRAME_BYP5" ], [ "CFG_CENTER_BYP6_0", "VFRAME_BYP6" ], [ "CFG_CENTER_BYP7_0", "VFRAME_BYP7" ], [ "CFG_CENTER_CLK0_0", "VFRAME_CLK0" ], [ "CFG_CENTER_CLK1_0", "VFRAME_CLK1" ], [ "CFG_CENTER_CTRL0_0", "VFRAME_CTRL0" ], [ "CFG_CENTER_CTRL1_0", "VFRAME_CTRL1" ], [ "CFG_CENTER_EE2A0_0", "VFRAME_EE2A0" ], [ "CFG_CENTER_EE2A1_0", "VFRAME_EE2A1" ], [ "CFG_CENTER_EE2A2_0", "VFRAME_EE2A2" ], [ "CFG_CENTER_EE2A3_0", "VFRAME_EE2A3" ], [ "CFG_CENTER_EE2BEG0_0", "VFRAME_EE2BEG0" ], [ "CFG_CENTER_EE2BEG1_0", "VFRAME_EE2BEG1" ], [ "CFG_CENTER_EE2BEG2_0", "VFRAME_EE2BEG2" ], [ "CFG_CENTER_EE2BEG3_0", "VFRAME_EE2BEG3" ], [ "CFG_CENTER_EE4A0_0", "VFRAME_EE4A0" ], [ "CFG_CENTER_EE4A1_0", "VFRAME_EE4A1" ], [ "CFG_CENTER_EE4A2_0", "VFRAME_EE4A2" ], [ "CFG_CENTER_EE4A3_0", "VFRAME_EE4A3" ], [ "CFG_CENTER_EE4B0_0", "VFRAME_EE4B0" ], [ "CFG_CENTER_EE4B1_0", "VFRAME_EE4B1" ], [ "CFG_CENTER_EE4B2_0", "VFRAME_EE4B2" ], [ "CFG_CENTER_EE4B3_0", "VFRAME_EE4B3" ], [ "CFG_CENTER_EE4BEG0_0", "VFRAME_EE4BEG0" ], [ "CFG_CENTER_EE4BEG1_0", "VFRAME_EE4BEG1" ], [ "CFG_CENTER_EE4BEG2_0", "VFRAME_EE4BEG2" ], [ "CFG_CENTER_EE4BEG3_0", "VFRAME_EE4BEG3" ], [ "CFG_CENTER_EE4C0_0", "VFRAME_EE4C0" ], [ "CFG_CENTER_EE4C1_0", "VFRAME_EE4C1" ], [ "CFG_CENTER_EE4C2_0", "VFRAME_EE4C2" ], [ "CFG_CENTER_EE4C3_0", "VFRAME_EE4C3" ], [ "CFG_CENTER_EL1BEG0_0", "VFRAME_EL1BEG0" ], [ "CFG_CENTER_EL1BEG1_0", "VFRAME_EL1BEG1" ], [ "CFG_CENTER_EL1BEG2_0", "VFRAME_EL1BEG2" ], [ "CFG_CENTER_EL1BEG3_0", "VFRAME_EL1BEG3" ], [ "CFG_CENTER_ER1BEG0_0", "VFRAME_ER1BEG0" ], [ "CFG_CENTER_ER1BEG1_0", "VFRAME_ER1BEG1" ], [ "CFG_CENTER_ER1BEG2_0", "VFRAME_ER1BEG2" ], [ "CFG_CENTER_ER1BEG3_0", "VFRAME_ER1BEG3" ], [ "CFG_CENTER_FAN0_0", "VFRAME_FAN0" ], [ "CFG_CENTER_FAN1_0", "VFRAME_FAN1" ], [ "CFG_CENTER_FAN2_0", "VFRAME_FAN2" ], [ "CFG_CENTER_FAN3_0", "VFRAME_FAN3" ], [ "CFG_CENTER_FAN4_0", "VFRAME_FAN4" ], [ "CFG_CENTER_FAN5_0", "VFRAME_FAN5" ], [ "CFG_CENTER_FAN6_0", "VFRAME_FAN6" ], [ "CFG_CENTER_FAN7_0", "VFRAME_FAN7" ], [ "CFG_CENTER_IMUX0_0", "VFRAME_IMUX0" ], [ "CFG_CENTER_IMUX1_0", "VFRAME_IMUX1" ], [ "CFG_CENTER_IMUX2_0", "VFRAME_IMUX2" ], [ "CFG_CENTER_IMUX3_0", "VFRAME_IMUX3" ], [ "CFG_CENTER_IMUX4_0", "VFRAME_IMUX4" ], [ "CFG_CENTER_IMUX5_0", "VFRAME_IMUX5" ], [ "CFG_CENTER_IMUX6_0", "VFRAME_IMUX6" ], [ "CFG_CENTER_IMUX7_0", "VFRAME_IMUX7" ], [ "CFG_CENTER_IMUX8_0", "VFRAME_IMUX8" ], [ "CFG_CENTER_IMUX9_0", "VFRAME_IMUX9" ], [ "CFG_CENTER_IMUX10_0", "VFRAME_IMUX10" ], [ "CFG_CENTER_IMUX11_0", "VFRAME_IMUX11" ], [ "CFG_CENTER_IMUX12_0", "VFRAME_IMUX12" ], [ "CFG_CENTER_IMUX13_0", "VFRAME_IMUX13" ], [ "CFG_CENTER_IMUX14_0", "VFRAME_IMUX14" ], [ "CFG_CENTER_IMUX15_0", "VFRAME_IMUX15" ], [ "CFG_CENTER_IMUX16_0", "VFRAME_IMUX16" ], [ "CFG_CENTER_IMUX17_0", "VFRAME_IMUX17" ], [ "CFG_CENTER_IMUX18_0", "VFRAME_IMUX18" ], [ "CFG_CENTER_IMUX19_0", "VFRAME_IMUX19" ], [ "CFG_CENTER_IMUX20_0", "VFRAME_IMUX20" ], [ "CFG_CENTER_IMUX21_0", "VFRAME_IMUX21" ], [ "CFG_CENTER_IMUX22_0", "VFRAME_IMUX22" ], [ "CFG_CENTER_IMUX23_0", "VFRAME_IMUX23" ], [ "CFG_CENTER_IMUX24_0", "VFRAME_IMUX24" ], [ "CFG_CENTER_IMUX25_0", "VFRAME_IMUX25" ], [ "CFG_CENTER_IMUX26_0", "VFRAME_IMUX26" ], [ "CFG_CENTER_IMUX27_0", "VFRAME_IMUX27" ], [ "CFG_CENTER_IMUX28_0", "VFRAME_IMUX28" ], [ "CFG_CENTER_IMUX29_0", "VFRAME_IMUX29" ], [ "CFG_CENTER_IMUX30_0", "VFRAME_IMUX30" ], [ "CFG_CENTER_IMUX31_0", "VFRAME_IMUX31" ], [ "CFG_CENTER_IMUX32_0", "VFRAME_IMUX32" ], [ "CFG_CENTER_IMUX33_0", "VFRAME_IMUX33" ], [ "CFG_CENTER_IMUX34_0", "VFRAME_IMUX34" ], [ "CFG_CENTER_IMUX35_0", "VFRAME_IMUX35" ], [ "CFG_CENTER_IMUX36_0", "VFRAME_IMUX36" ], [ "CFG_CENTER_IMUX37_0", "VFRAME_IMUX37" ], [ "CFG_CENTER_IMUX38_0", "VFRAME_IMUX38" ], [ "CFG_CENTER_IMUX39_0", "VFRAME_IMUX39" ], [ "CFG_CENTER_IMUX40_0", "VFRAME_IMUX40" ], [ "CFG_CENTER_IMUX41_0", "VFRAME_IMUX41" ], [ "CFG_CENTER_IMUX42_0", "VFRAME_IMUX42" ], [ "CFG_CENTER_IMUX43_0", "VFRAME_IMUX43" ], [ "CFG_CENTER_IMUX44_0", "VFRAME_IMUX44" ], [ "CFG_CENTER_IMUX45_0", "VFRAME_IMUX45" ], [ "CFG_CENTER_IMUX46_0", "VFRAME_IMUX46" ], [ "CFG_CENTER_IMUX47_0", "VFRAME_IMUX47" ], [ "CFG_CENTER_LH1_0", "VFRAME_LH1" ], [ "CFG_CENTER_LH2_0", "VFRAME_LH2" ], [ "CFG_CENTER_LH3_0", "VFRAME_LH3" ], [ "CFG_CENTER_LH4_0", "VFRAME_LH4" ], [ "CFG_CENTER_LH5_0", "VFRAME_LH5" ], [ "CFG_CENTER_LH6_0", "VFRAME_LH6" ], [ "CFG_CENTER_LH7_0", "VFRAME_LH7" ], [ "CFG_CENTER_LH8_0", "VFRAME_LH8" ], [ "CFG_CENTER_LH9_0", "VFRAME_LH9" ], [ "CFG_CENTER_LH10_0", "VFRAME_LH10" ], [ "CFG_CENTER_LH11_0", "VFRAME_LH11" ], [ "CFG_CENTER_LH12_0", "VFRAME_LH12" ], [ "CFG_CENTER_NE2A0_0", "VFRAME_NE2A0" ], [ "CFG_CENTER_NE2A1_0", "VFRAME_NE2A1" ], [ "CFG_CENTER_NE2A2_0", "VFRAME_NE2A2" ], [ "CFG_CENTER_NE2A3_0", "VFRAME_NE2A3" ], [ "CFG_CENTER_NE4BEG0_0", "VFRAME_NE4BEG0" ], [ "CFG_CENTER_NE4BEG1_0", "VFRAME_NE4BEG1" ], [ "CFG_CENTER_NE4BEG2_0", "VFRAME_NE4BEG2" ], [ "CFG_CENTER_NE4BEG3_0", "VFRAME_NE4BEG3" ], [ "CFG_CENTER_NE4C0_0", "VFRAME_NE4C0" ], [ "CFG_CENTER_NE4C1_0", "VFRAME_NE4C1" ], [ "CFG_CENTER_NE4C2_0", "VFRAME_NE4C2" ], [ "CFG_CENTER_NE4C3_0", "VFRAME_NE4C3" ], [ "CFG_CENTER_NW2A0_0", "VFRAME_NW2A0" ], [ "CFG_CENTER_NW2A1_0", "VFRAME_NW2A1" ], [ "CFG_CENTER_NW2A2_0", "VFRAME_NW2A2" ], [ "CFG_CENTER_NW2A3_0", "VFRAME_NW2A3" ], [ "CFG_CENTER_NW4A0_0", "VFRAME_NW4A0" ], [ "CFG_CENTER_NW4A1_0", "VFRAME_NW4A1" ], [ "CFG_CENTER_NW4A2_0", "VFRAME_NW4A2" ], [ "CFG_CENTER_NW4A3_0", "VFRAME_NW4A3" ], [ "CFG_CENTER_NW4END0_0", "VFRAME_NW4END0" ], [ "CFG_CENTER_NW4END1_0", "VFRAME_NW4END1" ], [ "CFG_CENTER_NW4END2_0", "VFRAME_NW4END2" ], [ "CFG_CENTER_NW4END3_0", "VFRAME_NW4END3" ], [ "CFG_CENTER_SE2A0_0", "VFRAME_SE2A0" ], [ "CFG_CENTER_SE2A1_0", "VFRAME_SE2A1" ], [ "CFG_CENTER_SE2A2_0", "VFRAME_SE2A2" ], [ "CFG_CENTER_SE2A3_0", "VFRAME_SE2A3" ], [ "CFG_CENTER_SE4BEG0_0", "VFRAME_SE4BEG0" ], [ "CFG_CENTER_SE4BEG1_0", "VFRAME_SE4BEG1" ], [ "CFG_CENTER_SE4BEG2_0", "VFRAME_SE4BEG2" ], [ "CFG_CENTER_SE4BEG3_0", "VFRAME_SE4BEG3" ], [ "CFG_CENTER_SE4C0_0", "VFRAME_SE4C0" ], [ "CFG_CENTER_SE4C1_0", "VFRAME_SE4C1" ], [ "CFG_CENTER_SE4C2_0", "VFRAME_SE4C2" ], [ "CFG_CENTER_SE4C3_0", "VFRAME_SE4C3" ], [ "CFG_CENTER_SW2A0_0", "VFRAME_SW2A0" ], [ "CFG_CENTER_SW2A1_0", "VFRAME_SW2A1" ], [ "CFG_CENTER_SW2A2_0", "VFRAME_SW2A2" ], [ "CFG_CENTER_SW2A3_0", "VFRAME_SW2A3" ], [ "CFG_CENTER_SW4A0_0", "VFRAME_SW4A0" ], [ "CFG_CENTER_SW4A1_0", "VFRAME_SW4A1" ], [ "CFG_CENTER_SW4A2_0", "VFRAME_SW4A2" ], [ "CFG_CENTER_SW4A3_0", "VFRAME_SW4A3" ], [ "CFG_CENTER_SW4END0_0", "VFRAME_SW4END0" ], [ "CFG_CENTER_SW4END1_0", "VFRAME_SW4END1" ], [ "CFG_CENTER_SW4END2_0", "VFRAME_SW4END2" ], [ "CFG_CENTER_SW4END3_0", "VFRAME_SW4END3" ], [ "CFG_CENTER_WL1END0_0", "VFRAME_WL1END0" ], [ "CFG_CENTER_WL1END1_0", "VFRAME_WL1END1" ], [ "CFG_CENTER_WL1END2_0", "VFRAME_WL1END2" ], [ "CFG_CENTER_WL1END3_0", "VFRAME_WL1END3" ], [ "CFG_CENTER_WR1END0_0", "VFRAME_WR1END0" ], [ "CFG_CENTER_WR1END1_0", "VFRAME_WR1END1" ], [ "CFG_CENTER_WR1END2_0", "VFRAME_WR1END2" ], [ "CFG_CENTER_WR1END3_0", "VFRAME_WR1END3" ], [ "CFG_CENTER_WW2A0_0", "VFRAME_WW2A0" ], [ "CFG_CENTER_WW2A1_0", "VFRAME_WW2A1" ], [ "CFG_CENTER_WW2A2_0", "VFRAME_WW2A2" ], [ "CFG_CENTER_WW2A3_0", "VFRAME_WW2A3" ], [ "CFG_CENTER_WW2END0_0", "VFRAME_WW2END0" ], [ "CFG_CENTER_WW2END1_0", "VFRAME_WW2END1" ], [ "CFG_CENTER_WW2END2_0", "VFRAME_WW2END2" ], [ "CFG_CENTER_WW2END3_0", "VFRAME_WW2END3" ], [ "CFG_CENTER_WW4A0_0", "VFRAME_WW4A0" ], [ "CFG_CENTER_WW4A1_0", "VFRAME_WW4A1" ], [ "CFG_CENTER_WW4A2_0", "VFRAME_WW4A2" ], [ "CFG_CENTER_WW4A3_0", "VFRAME_WW4A3" ], [ "CFG_CENTER_WW4B0_0", "VFRAME_WW4B0" ], [ "CFG_CENTER_WW4B1_0", "VFRAME_WW4B1" ], [ "CFG_CENTER_WW4B2_0", "VFRAME_WW4B2" ], [ "CFG_CENTER_WW4B3_0", "VFRAME_WW4B3" ], [ "CFG_CENTER_WW4C0_0", "VFRAME_WW4C0" ], [ "CFG_CENTER_WW4C1_0", "VFRAME_WW4C1" ], [ "CFG_CENTER_WW4C2_0", "VFRAME_WW4C2" ], [ "CFG_CENTER_WW4C3_0", "VFRAME_WW4C3" ], [ "CFG_CENTER_WW4END0_0", "VFRAME_WW4END0" ], [ "CFG_CENTER_WW4END1_0", "VFRAME_WW4END1" ], [ "CFG_CENTER_WW4END2_0", "VFRAME_WW4END2" ], [ "CFG_CENTER_WW4END3_0", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLL_L", "CLBLL_L" ], "wire_pairs": [ [ "CLBLL_LL_CIN", "CLBLL_LL_COUT_N" ], [ "CLBLL_L_CIN", "CLBLL_L_COUT_N" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLL_L", "CLBLL_R" ], "wire_pairs": [ [ "CLBLL_EE2A0", "CLBLL_EE2A0" ], [ "CLBLL_EE2A1", "CLBLL_EE2A1" ], [ "CLBLL_EE2A2", "CLBLL_EE2A2" ], [ "CLBLL_EE2A3", "CLBLL_EE2A3" ], [ "CLBLL_EE2BEG0", "CLBLL_EE2BEG0" ], [ "CLBLL_EE2BEG1", "CLBLL_EE2BEG1" ], [ "CLBLL_EE2BEG2", "CLBLL_EE2BEG2" ], [ "CLBLL_EE2BEG3", "CLBLL_EE2BEG3" ], [ "CLBLL_EE4A0", "CLBLL_EE4A0" ], [ "CLBLL_EE4A1", "CLBLL_EE4A1" ], [ "CLBLL_EE4A2", "CLBLL_EE4A2" ], [ "CLBLL_EE4A3", "CLBLL_EE4A3" ], [ "CLBLL_EE4B0", "CLBLL_EE4B0" ], [ "CLBLL_EE4B1", "CLBLL_EE4B1" ], [ "CLBLL_EE4B2", "CLBLL_EE4B2" ], [ "CLBLL_EE4B3", "CLBLL_EE4B3" ], [ "CLBLL_EE4BEG0", "CLBLL_EE4BEG0" ], [ "CLBLL_EE4BEG1", "CLBLL_EE4BEG1" ], [ "CLBLL_EE4BEG2", "CLBLL_EE4BEG2" ], [ "CLBLL_EE4BEG3", "CLBLL_EE4BEG3" ], [ "CLBLL_EE4C0", "CLBLL_EE4C0" ], [ "CLBLL_EE4C1", "CLBLL_EE4C1" ], [ "CLBLL_EE4C2", "CLBLL_EE4C2" ], [ "CLBLL_EE4C3", "CLBLL_EE4C3" ], [ "CLBLL_EL1BEG0", "CLBLL_EL1BEG0" ], [ "CLBLL_EL1BEG1", "CLBLL_EL1BEG1" ], [ "CLBLL_EL1BEG2", "CLBLL_EL1BEG2" ], [ "CLBLL_EL1BEG3", "CLBLL_EL1BEG3" ], [ "CLBLL_ER1BEG0", "CLBLL_ER1BEG0" ], [ "CLBLL_ER1BEG1", "CLBLL_ER1BEG1" ], [ "CLBLL_ER1BEG2", "CLBLL_ER1BEG2" ], [ "CLBLL_ER1BEG3", "CLBLL_ER1BEG3" ], [ "CLBLL_LH1", "CLBLL_LH1" ], [ "CLBLL_LH2", "CLBLL_LH2" ], [ "CLBLL_LH3", "CLBLL_LH3" ], [ "CLBLL_LH4", "CLBLL_LH4" ], [ "CLBLL_LH5", "CLBLL_LH5" ], [ "CLBLL_LH6", "CLBLL_LH6" ], [ "CLBLL_LH7", "CLBLL_LH7" ], [ "CLBLL_LH8", "CLBLL_LH8" ], [ "CLBLL_LH9", "CLBLL_LH9" ], [ "CLBLL_LH10", "CLBLL_LH10" ], [ "CLBLL_LH11", "CLBLL_LH11" ], [ "CLBLL_LH12", "CLBLL_LH12" ], [ "CLBLL_MONITOR_N", "CLBLL_MONITOR_N" ], [ "CLBLL_MONITOR_P", "CLBLL_MONITOR_P" ], [ "CLBLL_NE2A0", "CLBLL_NE2A0" ], [ "CLBLL_NE2A1", "CLBLL_NE2A1" ], [ "CLBLL_NE2A2", "CLBLL_NE2A2" ], [ "CLBLL_NE2A3", "CLBLL_NE2A3" ], [ "CLBLL_NE4BEG0", "CLBLL_NE4BEG0" ], [ "CLBLL_NE4BEG1", "CLBLL_NE4BEG1" ], [ "CLBLL_NE4BEG2", "CLBLL_NE4BEG2" ], [ "CLBLL_NE4BEG3", "CLBLL_NE4BEG3" ], [ "CLBLL_NE4C0", "CLBLL_NE4C0" ], [ "CLBLL_NE4C1", "CLBLL_NE4C1" ], [ "CLBLL_NE4C2", "CLBLL_NE4C2" ], [ "CLBLL_NE4C3", "CLBLL_NE4C3" ], [ "CLBLL_NW2A0", "CLBLL_NW2A0" ], [ "CLBLL_NW2A1", "CLBLL_NW2A1" ], [ "CLBLL_NW2A2", "CLBLL_NW2A2" ], [ "CLBLL_NW2A3", "CLBLL_NW2A3" ], [ "CLBLL_NW4A0", "CLBLL_NW4A0" ], [ "CLBLL_NW4A1", "CLBLL_NW4A1" ], [ "CLBLL_NW4A2", "CLBLL_NW4A2" ], [ "CLBLL_NW4A3", "CLBLL_NW4A3" ], [ "CLBLL_NW4END0", "CLBLL_NW4END0" ], [ "CLBLL_NW4END1", "CLBLL_NW4END1" ], [ "CLBLL_NW4END2", "CLBLL_NW4END2" ], [ "CLBLL_NW4END3", "CLBLL_NW4END3" ], [ "CLBLL_SE2A0", "CLBLL_SE2A0" ], [ "CLBLL_SE2A1", "CLBLL_SE2A1" ], [ "CLBLL_SE2A2", "CLBLL_SE2A2" ], [ "CLBLL_SE2A3", "CLBLL_SE2A3" ], [ "CLBLL_SE4BEG0", "CLBLL_SE4BEG0" ], [ "CLBLL_SE4BEG1", "CLBLL_SE4BEG1" ], [ "CLBLL_SE4BEG2", "CLBLL_SE4BEG2" ], [ "CLBLL_SE4BEG3", "CLBLL_SE4BEG3" ], [ "CLBLL_SE4C0", "CLBLL_SE4C0" ], [ "CLBLL_SE4C1", "CLBLL_SE4C1" ], [ "CLBLL_SE4C2", "CLBLL_SE4C2" ], [ "CLBLL_SE4C3", "CLBLL_SE4C3" ], [ "CLBLL_SW2A0", "CLBLL_SW2A0" ], [ "CLBLL_SW2A1", "CLBLL_SW2A1" ], [ "CLBLL_SW2A2", "CLBLL_SW2A2" ], [ "CLBLL_SW2A3", "CLBLL_SW2A3" ], [ "CLBLL_SW4A0", "CLBLL_SW4A0" ], [ "CLBLL_SW4A1", "CLBLL_SW4A1" ], [ "CLBLL_SW4A2", "CLBLL_SW4A2" ], [ "CLBLL_SW4A3", "CLBLL_SW4A3" ], [ "CLBLL_SW4END0", "CLBLL_SW4END0" ], [ "CLBLL_SW4END1", "CLBLL_SW4END1" ], [ "CLBLL_SW4END2", "CLBLL_SW4END2" ], [ "CLBLL_SW4END3", "CLBLL_SW4END3" ], [ "CLBLL_WL1END0", "CLBLL_WL1END0" ], [ "CLBLL_WL1END1", "CLBLL_WL1END1" ], [ "CLBLL_WL1END2", "CLBLL_WL1END2" ], [ "CLBLL_WL1END3", "CLBLL_WL1END3" ], [ "CLBLL_WR1END0", "CLBLL_WR1END0" ], [ "CLBLL_WR1END1", "CLBLL_WR1END1" ], [ "CLBLL_WR1END2", "CLBLL_WR1END2" ], [ "CLBLL_WR1END3", "CLBLL_WR1END3" ], [ "CLBLL_WW2A0", "CLBLL_WW2A0" ], [ "CLBLL_WW2A1", "CLBLL_WW2A1" ], [ "CLBLL_WW2A2", "CLBLL_WW2A2" ], [ "CLBLL_WW2A3", "CLBLL_WW2A3" ], [ "CLBLL_WW2END0", "CLBLL_WW2END0" ], [ "CLBLL_WW2END1", "CLBLL_WW2END1" ], [ "CLBLL_WW2END2", "CLBLL_WW2END2" ], [ "CLBLL_WW2END3", "CLBLL_WW2END3" ], [ "CLBLL_WW4A0", "CLBLL_WW4A0" ], [ "CLBLL_WW4A1", "CLBLL_WW4A1" ], [ "CLBLL_WW4A2", "CLBLL_WW4A2" ], [ "CLBLL_WW4A3", "CLBLL_WW4A3" ], [ "CLBLL_WW4B0", "CLBLL_WW4B0" ], [ "CLBLL_WW4B1", "CLBLL_WW4B1" ], [ "CLBLL_WW4B2", "CLBLL_WW4B2" ], [ "CLBLL_WW4B3", "CLBLL_WW4B3" ], [ "CLBLL_WW4C0", "CLBLL_WW4C0" ], [ "CLBLL_WW4C1", "CLBLL_WW4C1" ], [ "CLBLL_WW4C2", "CLBLL_WW4C2" ], [ "CLBLL_WW4C3", "CLBLL_WW4C3" ], [ "CLBLL_WW4END0", "CLBLL_WW4END0" ], [ "CLBLL_WW4END1", "CLBLL_WW4END1" ], [ "CLBLL_WW4END2", "CLBLL_WW4END2" ], [ "CLBLL_WW4END3", "CLBLL_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLL_L", "CLBLM_R" ], "wire_pairs": [ [ "CLBLL_EE2A0", "CLBLM_EE2A0" ], [ "CLBLL_EE2A1", "CLBLM_EE2A1" ], [ "CLBLL_EE2A2", "CLBLM_EE2A2" ], [ "CLBLL_EE2A3", "CLBLM_EE2A3" ], [ "CLBLL_EE2BEG0", "CLBLM_EE2BEG0" ], [ "CLBLL_EE2BEG1", "CLBLM_EE2BEG1" ], [ "CLBLL_EE2BEG2", "CLBLM_EE2BEG2" ], [ "CLBLL_EE2BEG3", "CLBLM_EE2BEG3" ], [ "CLBLL_EE4A0", "CLBLM_EE4A0" ], [ "CLBLL_EE4A1", "CLBLM_EE4A1" ], [ "CLBLL_EE4A2", "CLBLM_EE4A2" ], [ "CLBLL_EE4A3", "CLBLM_EE4A3" ], [ "CLBLL_EE4B0", "CLBLM_EE4B0" ], [ "CLBLL_EE4B1", "CLBLM_EE4B1" ], [ "CLBLL_EE4B2", "CLBLM_EE4B2" ], [ "CLBLL_EE4B3", "CLBLM_EE4B3" ], [ "CLBLL_EE4BEG0", "CLBLM_EE4BEG0" ], [ "CLBLL_EE4BEG1", "CLBLM_EE4BEG1" ], [ "CLBLL_EE4BEG2", "CLBLM_EE4BEG2" ], [ "CLBLL_EE4BEG3", "CLBLM_EE4BEG3" ], [ "CLBLL_EE4C0", "CLBLM_EE4C0" ], [ "CLBLL_EE4C1", "CLBLM_EE4C1" ], [ "CLBLL_EE4C2", "CLBLM_EE4C2" ], [ "CLBLL_EE4C3", "CLBLM_EE4C3" ], [ "CLBLL_EL1BEG0", "CLBLM_EL1BEG0" ], [ "CLBLL_EL1BEG1", "CLBLM_EL1BEG1" ], [ "CLBLL_EL1BEG2", "CLBLM_EL1BEG2" ], [ "CLBLL_EL1BEG3", "CLBLM_EL1BEG3" ], [ "CLBLL_ER1BEG0", "CLBLM_ER1BEG0" ], [ "CLBLL_ER1BEG1", "CLBLM_ER1BEG1" ], [ "CLBLL_ER1BEG2", "CLBLM_ER1BEG2" ], [ "CLBLL_ER1BEG3", "CLBLM_ER1BEG3" ], [ "CLBLL_LH1", "CLBLM_LH1" ], [ "CLBLL_LH2", "CLBLM_LH2" ], [ "CLBLL_LH3", "CLBLM_LH3" ], [ "CLBLL_LH4", "CLBLM_LH4" ], [ "CLBLL_LH5", "CLBLM_LH5" ], [ "CLBLL_LH6", "CLBLM_LH6" ], [ "CLBLL_LH7", "CLBLM_LH7" ], [ "CLBLL_LH8", "CLBLM_LH8" ], [ "CLBLL_LH9", "CLBLM_LH9" ], [ "CLBLL_LH10", "CLBLM_LH10" ], [ "CLBLL_LH11", "CLBLM_LH11" ], [ "CLBLL_LH12", "CLBLM_LH12" ], [ "CLBLL_MONITOR_N", "CLBLM_MONITOR_N" ], [ "CLBLL_MONITOR_P", "CLBLM_MONITOR_P" ], [ "CLBLL_NE2A0", "CLBLM_NE2A0" ], [ "CLBLL_NE2A1", "CLBLM_NE2A1" ], [ "CLBLL_NE2A2", "CLBLM_NE2A2" ], [ "CLBLL_NE2A3", "CLBLM_NE2A3" ], [ "CLBLL_NE4BEG0", "CLBLM_NE4BEG0" ], [ "CLBLL_NE4BEG1", "CLBLM_NE4BEG1" ], [ "CLBLL_NE4BEG2", "CLBLM_NE4BEG2" ], [ "CLBLL_NE4BEG3", "CLBLM_NE4BEG3" ], [ "CLBLL_NE4C0", "CLBLM_NE4C0" ], [ "CLBLL_NE4C1", "CLBLM_NE4C1" ], [ "CLBLL_NE4C2", "CLBLM_NE4C2" ], [ "CLBLL_NE4C3", "CLBLM_NE4C3" ], [ "CLBLL_NW2A0", "CLBLM_NW2A0" ], [ "CLBLL_NW2A1", "CLBLM_NW2A1" ], [ "CLBLL_NW2A2", "CLBLM_NW2A2" ], [ "CLBLL_NW2A3", "CLBLM_NW2A3" ], [ "CLBLL_NW4A0", "CLBLM_NW4A0" ], [ "CLBLL_NW4A1", "CLBLM_NW4A1" ], [ "CLBLL_NW4A2", "CLBLM_NW4A2" ], [ "CLBLL_NW4A3", "CLBLM_NW4A3" ], [ "CLBLL_NW4END0", "CLBLM_NW4END0" ], [ "CLBLL_NW4END1", "CLBLM_NW4END1" ], [ "CLBLL_NW4END2", "CLBLM_NW4END2" ], [ "CLBLL_NW4END3", "CLBLM_NW4END3" ], [ "CLBLL_SE2A0", "CLBLM_SE2A0" ], [ "CLBLL_SE2A1", "CLBLM_SE2A1" ], [ "CLBLL_SE2A2", "CLBLM_SE2A2" ], [ "CLBLL_SE2A3", "CLBLM_SE2A3" ], [ "CLBLL_SE4BEG0", "CLBLM_SE4BEG0" ], [ "CLBLL_SE4BEG1", "CLBLM_SE4BEG1" ], [ "CLBLL_SE4BEG2", "CLBLM_SE4BEG2" ], [ "CLBLL_SE4BEG3", "CLBLM_SE4BEG3" ], [ "CLBLL_SE4C0", "CLBLM_SE4C0" ], [ "CLBLL_SE4C1", "CLBLM_SE4C1" ], [ "CLBLL_SE4C2", "CLBLM_SE4C2" ], [ "CLBLL_SE4C3", "CLBLM_SE4C3" ], [ "CLBLL_SW2A0", "CLBLM_SW2A0" ], [ "CLBLL_SW2A1", "CLBLM_SW2A1" ], [ "CLBLL_SW2A2", "CLBLM_SW2A2" ], [ "CLBLL_SW2A3", "CLBLM_SW2A3" ], [ "CLBLL_SW4A0", "CLBLM_SW4A0" ], [ "CLBLL_SW4A1", "CLBLM_SW4A1" ], [ "CLBLL_SW4A2", "CLBLM_SW4A2" ], [ "CLBLL_SW4A3", "CLBLM_SW4A3" ], [ "CLBLL_SW4END0", "CLBLM_SW4END0" ], [ "CLBLL_SW4END1", "CLBLM_SW4END1" ], [ "CLBLL_SW4END2", "CLBLM_SW4END2" ], [ "CLBLL_SW4END3", "CLBLM_SW4END3" ], [ "CLBLL_WL1END0", "CLBLM_WL1END0" ], [ "CLBLL_WL1END1", "CLBLM_WL1END1" ], [ "CLBLL_WL1END2", "CLBLM_WL1END2" ], [ "CLBLL_WL1END3", "CLBLM_WL1END3" ], [ "CLBLL_WR1END0", "CLBLM_WR1END0" ], [ "CLBLL_WR1END1", "CLBLM_WR1END1" ], [ "CLBLL_WR1END2", "CLBLM_WR1END2" ], [ "CLBLL_WR1END3", "CLBLM_WR1END3" ], [ "CLBLL_WW2A0", "CLBLM_WW2A0" ], [ "CLBLL_WW2A1", "CLBLM_WW2A1" ], [ "CLBLL_WW2A2", "CLBLM_WW2A2" ], [ "CLBLL_WW2A3", "CLBLM_WW2A3" ], [ "CLBLL_WW2END0", "CLBLM_WW2END0" ], [ "CLBLL_WW2END1", "CLBLM_WW2END1" ], [ "CLBLL_WW2END2", "CLBLM_WW2END2" ], [ "CLBLL_WW2END3", "CLBLM_WW2END3" ], [ "CLBLL_WW4A0", "CLBLM_WW4A0" ], [ "CLBLL_WW4A1", "CLBLM_WW4A1" ], [ "CLBLL_WW4A2", "CLBLM_WW4A2" ], [ "CLBLL_WW4A3", "CLBLM_WW4A3" ], [ "CLBLL_WW4B0", "CLBLM_WW4B0" ], [ "CLBLL_WW4B1", "CLBLM_WW4B1" ], [ "CLBLL_WW4B2", "CLBLM_WW4B2" ], [ "CLBLL_WW4B3", "CLBLM_WW4B3" ], [ "CLBLL_WW4C0", "CLBLM_WW4C0" ], [ "CLBLL_WW4C1", "CLBLM_WW4C1" ], [ "CLBLL_WW4C2", "CLBLM_WW4C2" ], [ "CLBLL_WW4C3", "CLBLM_WW4C3" ], [ "CLBLL_WW4END0", "CLBLM_WW4END0" ], [ "CLBLL_WW4END1", "CLBLM_WW4END1" ], [ "CLBLL_WW4END2", "CLBLM_WW4END2" ], [ "CLBLL_WW4END3", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLBLL_L", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLL_LL_COUT_N", "HCLK_CLB_COUT0_L" ], [ "CLBLL_L_COUT_N", "HCLK_CLB_COUT1_L" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLL_L", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLL_LL_CIN", "HCLK_CLB_COUT0_L" ], [ "CLBLL_L_CIN", "HCLK_CLB_COUT1_L" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLBLL_L", "INT_L" ], "wire_pairs": [ [ "CLBLL_BYP0", "BYP_L0" ], [ "CLBLL_BYP1", "BYP_L1" ], [ "CLBLL_BYP2", "BYP_L2" ], [ "CLBLL_BYP3", "BYP_L3" ], [ "CLBLL_BYP4", "BYP_L4" ], [ "CLBLL_BYP5", "BYP_L5" ], [ "CLBLL_BYP6", "BYP_L6" ], [ "CLBLL_BYP7", "BYP_L7" ], [ "CLBLL_CLK0", "CLK_L0" ], [ "CLBLL_CLK1", "CLK_L1" ], [ "CLBLL_CTRL0", "CTRL_L0" ], [ "CLBLL_CTRL1", "CTRL_L1" ], [ "CLBLL_EE2A0", "EE2END0" ], [ "CLBLL_EE2A1", "EE2END1" ], [ "CLBLL_EE2A2", "EE2END2" ], [ "CLBLL_EE2A3", "EE2END3" ], [ "CLBLL_EE2BEG0", "EE2A0" ], [ "CLBLL_EE2BEG1", "EE2A1" ], [ "CLBLL_EE2BEG2", "EE2A2" ], [ "CLBLL_EE2BEG3", "EE2A3" ], [ "CLBLL_EE4A0", "EE4B0" ], [ "CLBLL_EE4A1", "EE4B1" ], [ "CLBLL_EE4A2", "EE4B2" ], [ "CLBLL_EE4A3", "EE4B3" ], [ "CLBLL_EE4B0", "EE4C0" ], [ "CLBLL_EE4B1", "EE4C1" ], [ "CLBLL_EE4B2", "EE4C2" ], [ "CLBLL_EE4B3", "EE4C3" ], [ "CLBLL_EE4BEG0", "EE4A0" ], [ "CLBLL_EE4BEG1", "EE4A1" ], [ "CLBLL_EE4BEG2", "EE4A2" ], [ "CLBLL_EE4BEG3", "EE4A3" ], [ "CLBLL_EE4C0", "EE4END0" ], [ "CLBLL_EE4C1", "EE4END1" ], [ "CLBLL_EE4C2", "EE4END2" ], [ "CLBLL_EE4C3", "EE4END3" ], [ "CLBLL_EL1BEG0", "EL1END0" ], [ "CLBLL_EL1BEG1", "EL1END1" ], [ "CLBLL_EL1BEG2", "EL1END2" ], [ "CLBLL_EL1BEG3", "EL1END3" ], [ "CLBLL_ER1BEG0", "ER1END0" ], [ "CLBLL_ER1BEG1", "ER1END1" ], [ "CLBLL_ER1BEG2", "ER1END2" ], [ "CLBLL_ER1BEG3", "ER1END3" ], [ "CLBLL_FAN0", "FAN_L0" ], [ "CLBLL_FAN1", "FAN_L1" ], [ "CLBLL_FAN2", "FAN_L2" ], [ "CLBLL_FAN3", "FAN_L3" ], [ "CLBLL_FAN4", "FAN_L4" ], [ "CLBLL_FAN5", "FAN_L5" ], [ "CLBLL_FAN6", "FAN_L6" ], [ "CLBLL_FAN7", "FAN_L7" ], [ "CLBLL_IMUX0", "IMUX_L0" ], [ "CLBLL_IMUX1", "IMUX_L1" ], [ "CLBLL_IMUX2", "IMUX_L2" ], [ "CLBLL_IMUX3", "IMUX_L3" ], [ "CLBLL_IMUX4", "IMUX_L4" ], [ "CLBLL_IMUX5", "IMUX_L5" ], [ "CLBLL_IMUX6", "IMUX_L6" ], [ "CLBLL_IMUX7", "IMUX_L7" ], [ "CLBLL_IMUX8", "IMUX_L8" ], [ "CLBLL_IMUX9", "IMUX_L9" ], [ "CLBLL_IMUX10", "IMUX_L10" ], [ "CLBLL_IMUX11", "IMUX_L11" ], [ "CLBLL_IMUX12", "IMUX_L12" ], [ "CLBLL_IMUX13", "IMUX_L13" ], [ "CLBLL_IMUX14", "IMUX_L14" ], [ "CLBLL_IMUX15", "IMUX_L15" ], [ "CLBLL_IMUX16", "IMUX_L16" ], [ "CLBLL_IMUX17", "IMUX_L17" ], [ "CLBLL_IMUX18", "IMUX_L18" ], [ "CLBLL_IMUX19", "IMUX_L19" ], [ "CLBLL_IMUX20", "IMUX_L20" ], [ "CLBLL_IMUX21", "IMUX_L21" ], [ "CLBLL_IMUX22", "IMUX_L22" ], [ "CLBLL_IMUX23", "IMUX_L23" ], [ "CLBLL_IMUX24", "IMUX_L24" ], [ "CLBLL_IMUX25", "IMUX_L25" ], [ "CLBLL_IMUX26", "IMUX_L26" ], [ "CLBLL_IMUX27", "IMUX_L27" ], [ "CLBLL_IMUX28", "IMUX_L28" ], [ "CLBLL_IMUX29", "IMUX_L29" ], [ "CLBLL_IMUX30", "IMUX_L30" ], [ "CLBLL_IMUX31", "IMUX_L31" ], [ "CLBLL_IMUX32", "IMUX_L32" ], [ "CLBLL_IMUX33", "IMUX_L33" ], [ "CLBLL_IMUX34", "IMUX_L34" ], [ "CLBLL_IMUX35", "IMUX_L35" ], [ "CLBLL_IMUX36", "IMUX_L36" ], [ "CLBLL_IMUX37", "IMUX_L37" ], [ "CLBLL_IMUX38", "IMUX_L38" ], [ "CLBLL_IMUX39", "IMUX_L39" ], [ "CLBLL_IMUX40", "IMUX_L40" ], [ "CLBLL_IMUX41", "IMUX_L41" ], [ "CLBLL_IMUX42", "IMUX_L42" ], [ "CLBLL_IMUX43", "IMUX_L43" ], [ "CLBLL_IMUX44", "IMUX_L44" ], [ "CLBLL_IMUX45", "IMUX_L45" ], [ "CLBLL_IMUX46", "IMUX_L46" ], [ "CLBLL_IMUX47", "IMUX_L47" ], [ "CLBLL_LH1", "LH0" ], [ "CLBLL_LH2", "LH1" ], [ "CLBLL_LH3", "LH2" ], [ "CLBLL_LH4", "LH3" ], [ "CLBLL_LH5", "LH4" ], [ "CLBLL_LH6", "LH5" ], [ "CLBLL_LH7", "LH6" ], [ "CLBLL_LH8", "LH7" ], [ "CLBLL_LH9", "LH8" ], [ "CLBLL_LH10", "LH9" ], [ "CLBLL_LH11", "LH10" ], [ "CLBLL_LH12", "LH11" ], [ "CLBLL_LOGIC_OUTS0", "LOGIC_OUTS_L0" ], [ "CLBLL_LOGIC_OUTS1", "LOGIC_OUTS_L1" ], [ "CLBLL_LOGIC_OUTS2", "LOGIC_OUTS_L2" ], [ "CLBLL_LOGIC_OUTS3", "LOGIC_OUTS_L3" ], [ "CLBLL_LOGIC_OUTS4", "LOGIC_OUTS_L4" ], [ "CLBLL_LOGIC_OUTS5", "LOGIC_OUTS_L5" ], [ "CLBLL_LOGIC_OUTS6", "LOGIC_OUTS_L6" ], [ "CLBLL_LOGIC_OUTS7", "LOGIC_OUTS_L7" ], [ "CLBLL_LOGIC_OUTS8", "LOGIC_OUTS_L8" ], [ "CLBLL_LOGIC_OUTS9", "LOGIC_OUTS_L9" ], [ "CLBLL_LOGIC_OUTS10", "LOGIC_OUTS_L10" ], [ "CLBLL_LOGIC_OUTS11", "LOGIC_OUTS_L11" ], [ "CLBLL_LOGIC_OUTS12", "LOGIC_OUTS_L12" ], [ "CLBLL_LOGIC_OUTS13", "LOGIC_OUTS_L13" ], [ "CLBLL_LOGIC_OUTS14", "LOGIC_OUTS_L14" ], [ "CLBLL_LOGIC_OUTS15", "LOGIC_OUTS_L15" ], [ "CLBLL_LOGIC_OUTS16", "LOGIC_OUTS_L16" ], [ "CLBLL_LOGIC_OUTS17", "LOGIC_OUTS_L17" ], [ "CLBLL_LOGIC_OUTS18", "LOGIC_OUTS_L18" ], [ "CLBLL_LOGIC_OUTS19", "LOGIC_OUTS_L19" ], [ "CLBLL_LOGIC_OUTS20", "LOGIC_OUTS_L20" ], [ "CLBLL_LOGIC_OUTS21", "LOGIC_OUTS_L21" ], [ "CLBLL_LOGIC_OUTS22", "LOGIC_OUTS_L22" ], [ "CLBLL_LOGIC_OUTS23", "LOGIC_OUTS_L23" ], [ "CLBLL_MONITOR_N", "MONITOR_N" ], [ "CLBLL_MONITOR_P", "MONITOR_P" ], [ "CLBLL_NE2A0", "NE2END0" ], [ "CLBLL_NE2A1", "NE2END1" ], [ "CLBLL_NE2A2", "NE2END2" ], [ "CLBLL_NE2A3", "NE2END3" ], [ "CLBLL_NE4BEG0", "NE6A0" ], [ "CLBLL_NE4BEG1", "NE6A1" ], [ "CLBLL_NE4BEG2", "NE6A2" ], [ "CLBLL_NE4BEG3", "NE6A3" ], [ "CLBLL_NE4C0", "NE6END0" ], [ "CLBLL_NE4C1", "NE6END1" ], [ "CLBLL_NE4C2", "NE6END2" ], [ "CLBLL_NE4C3", "NE6END3" ], [ "CLBLL_NW2A0", "NW2A0" ], [ "CLBLL_NW2A1", "NW2A1" ], [ "CLBLL_NW2A2", "NW2A2" ], [ "CLBLL_NW2A3", "NW2A3" ], [ "CLBLL_NW4A0", "NW6BEG0" ], [ "CLBLL_NW4A1", "NW6BEG1" ], [ "CLBLL_NW4A2", "NW6BEG2" ], [ "CLBLL_NW4A3", "NW6BEG3" ], [ "CLBLL_NW4END0", "NW6E0" ], [ "CLBLL_NW4END1", "NW6E1" ], [ "CLBLL_NW4END2", "NW6E2" ], [ "CLBLL_NW4END3", "NW6E3" ], [ "CLBLL_SE2A0", "SE2END0" ], [ "CLBLL_SE2A1", "SE2END1" ], [ "CLBLL_SE2A2", "SE2END2" ], [ "CLBLL_SE2A3", "SE2END3" ], [ "CLBLL_SE4BEG0", "SE6A0" ], [ "CLBLL_SE4BEG1", "SE6A1" ], [ "CLBLL_SE4BEG2", "SE6A2" ], [ "CLBLL_SE4BEG3", "SE6A3" ], [ "CLBLL_SE4C0", "SE6END0" ], [ "CLBLL_SE4C1", "SE6END1" ], [ "CLBLL_SE4C2", "SE6END2" ], [ "CLBLL_SE4C3", "SE6END3" ], [ "CLBLL_SW2A0", "SW2A0" ], [ "CLBLL_SW2A1", "SW2A1" ], [ "CLBLL_SW2A2", "SW2A2" ], [ "CLBLL_SW2A3", "SW2A3" ], [ "CLBLL_SW4A0", "SW6BEG0" ], [ "CLBLL_SW4A1", "SW6BEG1" ], [ "CLBLL_SW4A2", "SW6BEG2" ], [ "CLBLL_SW4A3", "SW6BEG3" ], [ "CLBLL_SW4END0", "SW6E0" ], [ "CLBLL_SW4END1", "SW6E1" ], [ "CLBLL_SW4END2", "SW6E2" ], [ "CLBLL_SW4END3", "SW6E3" ], [ "CLBLL_WL1END0", "WL1BEG0" ], [ "CLBLL_WL1END1", "WL1BEG1" ], [ "CLBLL_WL1END2", "WL1BEG2" ], [ "CLBLL_WL1END3", "WL1BEG3" ], [ "CLBLL_WR1END0", "WR1BEG0" ], [ "CLBLL_WR1END1", "WR1BEG1" ], [ "CLBLL_WR1END2", "WR1BEG2" ], [ "CLBLL_WR1END3", "WR1BEG3" ], [ "CLBLL_WW2A0", "WW2BEG0" ], [ "CLBLL_WW2A1", "WW2BEG1" ], [ "CLBLL_WW2A2", "WW2BEG2" ], [ "CLBLL_WW2A3", "WW2BEG3" ], [ "CLBLL_WW2END0", "WW2A0" ], [ "CLBLL_WW2END1", "WW2A1" ], [ "CLBLL_WW2END2", "WW2A2" ], [ "CLBLL_WW2END3", "WW2A3" ], [ "CLBLL_WW4A0", "WW4BEG0" ], [ "CLBLL_WW4A1", "WW4BEG1" ], [ "CLBLL_WW4A2", "WW4BEG2" ], [ "CLBLL_WW4A3", "WW4BEG3" ], [ "CLBLL_WW4B0", "WW4A0" ], [ "CLBLL_WW4B1", "WW4A1" ], [ "CLBLL_WW4B2", "WW4A2" ], [ "CLBLL_WW4B3", "WW4A3" ], [ "CLBLL_WW4C0", "WW4B0" ], [ "CLBLL_WW4C1", "WW4B1" ], [ "CLBLL_WW4C2", "WW4B2" ], [ "CLBLL_WW4C3", "WW4B3" ], [ "CLBLL_WW4END0", "WW4C0" ], [ "CLBLL_WW4END1", "WW4C1" ], [ "CLBLL_WW4END2", "WW4C2" ], [ "CLBLL_WW4END3", "WW4C3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLL_L", "VBRK" ], "wire_pairs": [ [ "CLBLL_EE2A0", "VBRK_EE2A0" ], [ "CLBLL_EE2A1", "VBRK_EE2A1" ], [ "CLBLL_EE2A2", "VBRK_EE2A2" ], [ "CLBLL_EE2A3", "VBRK_EE2A3" ], [ "CLBLL_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLBLL_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLBLL_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLBLL_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLBLL_EE4A0", "VBRK_EE4A0" ], [ "CLBLL_EE4A1", "VBRK_EE4A1" ], [ "CLBLL_EE4A2", "VBRK_EE4A2" ], [ "CLBLL_EE4A3", "VBRK_EE4A3" ], [ "CLBLL_EE4B0", "VBRK_EE4B0" ], [ "CLBLL_EE4B1", "VBRK_EE4B1" ], [ "CLBLL_EE4B2", "VBRK_EE4B2" ], [ "CLBLL_EE4B3", "VBRK_EE4B3" ], [ "CLBLL_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLBLL_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLBLL_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLBLL_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLBLL_EE4C0", "VBRK_EE4C0" ], [ "CLBLL_EE4C1", "VBRK_EE4C1" ], [ "CLBLL_EE4C2", "VBRK_EE4C2" ], [ "CLBLL_EE4C3", "VBRK_EE4C3" ], [ "CLBLL_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLBLL_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLBLL_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLBLL_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLBLL_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLBLL_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLBLL_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLBLL_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLBLL_LH1", "VBRK_LH1" ], [ "CLBLL_LH2", "VBRK_LH2" ], [ "CLBLL_LH3", "VBRK_LH3" ], [ "CLBLL_LH4", "VBRK_LH4" ], [ "CLBLL_LH5", "VBRK_LH5" ], [ "CLBLL_LH6", "VBRK_LH6" ], [ "CLBLL_LH7", "VBRK_LH7" ], [ "CLBLL_LH8", "VBRK_LH8" ], [ "CLBLL_LH9", "VBRK_LH9" ], [ "CLBLL_LH10", "VBRK_LH10" ], [ "CLBLL_LH11", "VBRK_LH11" ], [ "CLBLL_LH12", "VBRK_LH12" ], [ "CLBLL_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLBLL_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLBLL_NE2A0", "VBRK_NE2A0" ], [ "CLBLL_NE2A1", "VBRK_NE2A1" ], [ "CLBLL_NE2A2", "VBRK_NE2A2" ], [ "CLBLL_NE2A3", "VBRK_NE2A3" ], [ "CLBLL_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLBLL_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLBLL_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLBLL_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLBLL_NE4C0", "VBRK_NE4C0" ], [ "CLBLL_NE4C1", "VBRK_NE4C1" ], [ "CLBLL_NE4C2", "VBRK_NE4C2" ], [ "CLBLL_NE4C3", "VBRK_NE4C3" ], [ "CLBLL_NW2A0", "VBRK_NW2A0" ], [ "CLBLL_NW2A1", "VBRK_NW2A1" ], [ "CLBLL_NW2A2", "VBRK_NW2A2" ], [ "CLBLL_NW2A3", "VBRK_NW2A3" ], [ "CLBLL_NW4A0", "VBRK_NW4A0" ], [ "CLBLL_NW4A1", "VBRK_NW4A1" ], [ "CLBLL_NW4A2", "VBRK_NW4A2" ], [ "CLBLL_NW4A3", "VBRK_NW4A3" ], [ "CLBLL_NW4END0", "VBRK_NW4END0" ], [ "CLBLL_NW4END1", "VBRK_NW4END1" ], [ "CLBLL_NW4END2", "VBRK_NW4END2" ], [ "CLBLL_NW4END3", "VBRK_NW4END3" ], [ "CLBLL_SE2A0", "VBRK_SE2A0" ], [ "CLBLL_SE2A1", "VBRK_SE2A1" ], [ "CLBLL_SE2A2", "VBRK_SE2A2" ], [ "CLBLL_SE2A3", "VBRK_SE2A3" ], [ "CLBLL_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLBLL_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLBLL_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLBLL_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLBLL_SE4C0", "VBRK_SE4C0" ], [ "CLBLL_SE4C1", "VBRK_SE4C1" ], [ "CLBLL_SE4C2", "VBRK_SE4C2" ], [ "CLBLL_SE4C3", "VBRK_SE4C3" ], [ "CLBLL_SW2A0", "VBRK_SW2A0" ], [ "CLBLL_SW2A1", "VBRK_SW2A1" ], [ "CLBLL_SW2A2", "VBRK_SW2A2" ], [ "CLBLL_SW2A3", "VBRK_SW2A3" ], [ "CLBLL_SW4A0", "VBRK_SW4A0" ], [ "CLBLL_SW4A1", "VBRK_SW4A1" ], [ "CLBLL_SW4A2", "VBRK_SW4A2" ], [ "CLBLL_SW4A3", "VBRK_SW4A3" ], [ "CLBLL_SW4END0", "VBRK_SW4END0" ], [ "CLBLL_SW4END1", "VBRK_SW4END1" ], [ "CLBLL_SW4END2", "VBRK_SW4END2" ], [ "CLBLL_SW4END3", "VBRK_SW4END3" ], [ "CLBLL_WL1END0", "VBRK_WL1END0" ], [ "CLBLL_WL1END1", "VBRK_WL1END1" ], [ "CLBLL_WL1END2", "VBRK_WL1END2" ], [ "CLBLL_WL1END3", "VBRK_WL1END3" ], [ "CLBLL_WR1END0", "VBRK_WR1END0" ], [ "CLBLL_WR1END1", "VBRK_WR1END1" ], [ "CLBLL_WR1END2", "VBRK_WR1END2" ], [ "CLBLL_WR1END3", "VBRK_WR1END3" ], [ "CLBLL_WW2A0", "VBRK_WW2A0" ], [ "CLBLL_WW2A1", "VBRK_WW2A1" ], [ "CLBLL_WW2A2", "VBRK_WW2A2" ], [ "CLBLL_WW2A3", "VBRK_WW2A3" ], [ "CLBLL_WW2END0", "VBRK_WW2END0" ], [ "CLBLL_WW2END1", "VBRK_WW2END1" ], [ "CLBLL_WW2END2", "VBRK_WW2END2" ], [ "CLBLL_WW2END3", "VBRK_WW2END3" ], [ "CLBLL_WW4A0", "VBRK_WW4A0" ], [ "CLBLL_WW4A1", "VBRK_WW4A1" ], [ "CLBLL_WW4A2", "VBRK_WW4A2" ], [ "CLBLL_WW4A3", "VBRK_WW4A3" ], [ "CLBLL_WW4B0", "VBRK_WW4B0" ], [ "CLBLL_WW4B1", "VBRK_WW4B1" ], [ "CLBLL_WW4B2", "VBRK_WW4B2" ], [ "CLBLL_WW4B3", "VBRK_WW4B3" ], [ "CLBLL_WW4C0", "VBRK_WW4C0" ], [ "CLBLL_WW4C1", "VBRK_WW4C1" ], [ "CLBLL_WW4C2", "VBRK_WW4C2" ], [ "CLBLL_WW4C3", "VBRK_WW4C3" ], [ "CLBLL_WW4END0", "VBRK_WW4END0" ], [ "CLBLL_WW4END1", "VBRK_WW4END1" ], [ "CLBLL_WW4END2", "VBRK_WW4END2" ], [ "CLBLL_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLL_R", "CLBLL_R" ], "wire_pairs": [ [ "CLBLL_LL_CIN", "CLBLL_LL_COUT_N" ], [ "CLBLL_L_CIN", "CLBLL_L_COUT_N" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLBLL_R", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLL_LL_COUT_N", "HCLK_CLB_COUT1_R" ], [ "CLBLL_L_COUT_N", "HCLK_CLB_COUT0_R" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLL_R", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLL_LL_CIN", "HCLK_CLB_COUT1_R" ], [ "CLBLL_L_CIN", "HCLK_CLB_COUT0_R" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLL_R", "INT_R" ], "wire_pairs": [ [ "CLBLL_BYP0", "BYP0" ], [ "CLBLL_BYP1", "BYP1" ], [ "CLBLL_BYP2", "BYP2" ], [ "CLBLL_BYP3", "BYP3" ], [ "CLBLL_BYP4", "BYP4" ], [ "CLBLL_BYP5", "BYP5" ], [ "CLBLL_BYP6", "BYP6" ], [ "CLBLL_BYP7", "BYP7" ], [ "CLBLL_CLK0", "CLK0" ], [ "CLBLL_CLK1", "CLK1" ], [ "CLBLL_CTRL0", "CTRL0" ], [ "CLBLL_CTRL1", "CTRL1" ], [ "CLBLL_EE2A0", "EE2A0" ], [ "CLBLL_EE2A1", "EE2A1" ], [ "CLBLL_EE2A2", "EE2A2" ], [ "CLBLL_EE2A3", "EE2A3" ], [ "CLBLL_EE2BEG0", "EE2BEG0" ], [ "CLBLL_EE2BEG1", "EE2BEG1" ], [ "CLBLL_EE2BEG2", "EE2BEG2" ], [ "CLBLL_EE2BEG3", "EE2BEG3" ], [ "CLBLL_EE4A0", "EE4A0" ], [ "CLBLL_EE4A1", "EE4A1" ], [ "CLBLL_EE4A2", "EE4A2" ], [ "CLBLL_EE4A3", "EE4A3" ], [ "CLBLL_EE4B0", "EE4B0" ], [ "CLBLL_EE4B1", "EE4B1" ], [ "CLBLL_EE4B2", "EE4B2" ], [ "CLBLL_EE4B3", "EE4B3" ], [ "CLBLL_EE4BEG0", "EE4BEG0" ], [ "CLBLL_EE4BEG1", "EE4BEG1" ], [ "CLBLL_EE4BEG2", "EE4BEG2" ], [ "CLBLL_EE4BEG3", "EE4BEG3" ], [ "CLBLL_EE4C0", "EE4C0" ], [ "CLBLL_EE4C1", "EE4C1" ], [ "CLBLL_EE4C2", "EE4C2" ], [ "CLBLL_EE4C3", "EE4C3" ], [ "CLBLL_EL1BEG0", "EL1BEG0" ], [ "CLBLL_EL1BEG1", "EL1BEG1" ], [ "CLBLL_EL1BEG2", "EL1BEG2" ], [ "CLBLL_EL1BEG3", "EL1BEG3" ], [ "CLBLL_ER1BEG0", "ER1BEG0" ], [ "CLBLL_ER1BEG1", "ER1BEG1" ], [ "CLBLL_ER1BEG2", "ER1BEG2" ], [ "CLBLL_ER1BEG3", "ER1BEG3" ], [ "CLBLL_FAN0", "FAN0" ], [ "CLBLL_FAN1", "FAN1" ], [ "CLBLL_FAN2", "FAN2" ], [ "CLBLL_FAN3", "FAN3" ], [ "CLBLL_FAN4", "FAN4" ], [ "CLBLL_FAN5", "FAN5" ], [ "CLBLL_FAN6", "FAN6" ], [ "CLBLL_FAN7", "FAN7" ], [ "CLBLL_IMUX0", "IMUX0" ], [ "CLBLL_IMUX1", "IMUX1" ], [ "CLBLL_IMUX2", "IMUX2" ], [ "CLBLL_IMUX3", "IMUX3" ], [ "CLBLL_IMUX4", "IMUX4" ], [ "CLBLL_IMUX5", "IMUX5" ], [ "CLBLL_IMUX6", "IMUX6" ], [ "CLBLL_IMUX7", "IMUX7" ], [ "CLBLL_IMUX8", "IMUX8" ], [ "CLBLL_IMUX9", "IMUX9" ], [ "CLBLL_IMUX10", "IMUX10" ], [ "CLBLL_IMUX11", "IMUX11" ], [ "CLBLL_IMUX12", "IMUX12" ], [ "CLBLL_IMUX13", "IMUX13" ], [ "CLBLL_IMUX14", "IMUX14" ], [ "CLBLL_IMUX15", "IMUX15" ], [ "CLBLL_IMUX16", "IMUX16" ], [ "CLBLL_IMUX17", "IMUX17" ], [ "CLBLL_IMUX18", "IMUX18" ], [ "CLBLL_IMUX19", "IMUX19" ], [ "CLBLL_IMUX20", "IMUX20" ], [ "CLBLL_IMUX21", "IMUX21" ], [ "CLBLL_IMUX22", "IMUX22" ], [ "CLBLL_IMUX23", "IMUX23" ], [ "CLBLL_IMUX24", "IMUX24" ], [ "CLBLL_IMUX25", "IMUX25" ], [ "CLBLL_IMUX26", "IMUX26" ], [ "CLBLL_IMUX27", "IMUX27" ], [ "CLBLL_IMUX28", "IMUX28" ], [ "CLBLL_IMUX29", "IMUX29" ], [ "CLBLL_IMUX30", "IMUX30" ], [ "CLBLL_IMUX31", "IMUX31" ], [ "CLBLL_IMUX32", "IMUX32" ], [ "CLBLL_IMUX33", "IMUX33" ], [ "CLBLL_IMUX34", "IMUX34" ], [ "CLBLL_IMUX35", "IMUX35" ], [ "CLBLL_IMUX36", "IMUX36" ], [ "CLBLL_IMUX37", "IMUX37" ], [ "CLBLL_IMUX38", "IMUX38" ], [ "CLBLL_IMUX39", "IMUX39" ], [ "CLBLL_IMUX40", "IMUX40" ], [ "CLBLL_IMUX41", "IMUX41" ], [ "CLBLL_IMUX42", "IMUX42" ], [ "CLBLL_IMUX43", "IMUX43" ], [ "CLBLL_IMUX44", "IMUX44" ], [ "CLBLL_IMUX45", "IMUX45" ], [ "CLBLL_IMUX46", "IMUX46" ], [ "CLBLL_IMUX47", "IMUX47" ], [ "CLBLL_LH1", "LH1" ], [ "CLBLL_LH2", "LH2" ], [ "CLBLL_LH3", "LH3" ], [ "CLBLL_LH4", "LH4" ], [ "CLBLL_LH5", "LH5" ], [ "CLBLL_LH6", "LH6" ], [ "CLBLL_LH7", "LH7" ], [ "CLBLL_LH8", "LH8" ], [ "CLBLL_LH9", "LH9" ], [ "CLBLL_LH10", "LH10" ], [ "CLBLL_LH11", "LH11" ], [ "CLBLL_LH12", "LH12" ], [ "CLBLL_LOGIC_OUTS0", "LOGIC_OUTS0" ], [ "CLBLL_LOGIC_OUTS1", "LOGIC_OUTS1" ], [ "CLBLL_LOGIC_OUTS2", "LOGIC_OUTS2" ], [ "CLBLL_LOGIC_OUTS3", "LOGIC_OUTS3" ], [ "CLBLL_LOGIC_OUTS4", "LOGIC_OUTS4" ], [ "CLBLL_LOGIC_OUTS5", "LOGIC_OUTS5" ], [ "CLBLL_LOGIC_OUTS6", "LOGIC_OUTS6" ], [ "CLBLL_LOGIC_OUTS7", "LOGIC_OUTS7" ], [ "CLBLL_LOGIC_OUTS8", "LOGIC_OUTS8" ], [ "CLBLL_LOGIC_OUTS9", "LOGIC_OUTS9" ], [ "CLBLL_LOGIC_OUTS10", "LOGIC_OUTS10" ], [ "CLBLL_LOGIC_OUTS11", "LOGIC_OUTS11" ], [ "CLBLL_LOGIC_OUTS12", "LOGIC_OUTS12" ], [ "CLBLL_LOGIC_OUTS13", "LOGIC_OUTS13" ], [ "CLBLL_LOGIC_OUTS14", "LOGIC_OUTS14" ], [ "CLBLL_LOGIC_OUTS15", "LOGIC_OUTS15" ], [ "CLBLL_LOGIC_OUTS16", "LOGIC_OUTS16" ], [ "CLBLL_LOGIC_OUTS17", "LOGIC_OUTS17" ], [ "CLBLL_LOGIC_OUTS18", "LOGIC_OUTS18" ], [ "CLBLL_LOGIC_OUTS19", "LOGIC_OUTS19" ], [ "CLBLL_LOGIC_OUTS20", "LOGIC_OUTS20" ], [ "CLBLL_LOGIC_OUTS21", "LOGIC_OUTS21" ], [ "CLBLL_LOGIC_OUTS22", "LOGIC_OUTS22" ], [ "CLBLL_LOGIC_OUTS23", "LOGIC_OUTS23" ], [ "CLBLL_MONITOR_N", "MONITOR_N" ], [ "CLBLL_MONITOR_P", "MONITOR_P" ], [ "CLBLL_NE2A0", "NE2A0" ], [ "CLBLL_NE2A1", "NE2A1" ], [ "CLBLL_NE2A2", "NE2A2" ], [ "CLBLL_NE2A3", "NE2A3" ], [ "CLBLL_NE4BEG0", "NE6BEG0" ], [ "CLBLL_NE4BEG1", "NE6BEG1" ], [ "CLBLL_NE4BEG2", "NE6BEG2" ], [ "CLBLL_NE4BEG3", "NE6BEG3" ], [ "CLBLL_NE4C0", "NE6E0" ], [ "CLBLL_NE4C1", "NE6E1" ], [ "CLBLL_NE4C2", "NE6E2" ], [ "CLBLL_NE4C3", "NE6E3" ], [ "CLBLL_NW2A0", "NW2END0" ], [ "CLBLL_NW2A1", "NW2END1" ], [ "CLBLL_NW2A2", "NW2END2" ], [ "CLBLL_NW2A3", "NW2END3" ], [ "CLBLL_NW4A0", "NW6A0" ], [ "CLBLL_NW4A1", "NW6A1" ], [ "CLBLL_NW4A2", "NW6A2" ], [ "CLBLL_NW4A3", "NW6A3" ], [ "CLBLL_NW4END0", "NW6END0" ], [ "CLBLL_NW4END1", "NW6END1" ], [ "CLBLL_NW4END2", "NW6END2" ], [ "CLBLL_NW4END3", "NW6END3" ], [ "CLBLL_SE2A0", "SE2A0" ], [ "CLBLL_SE2A1", "SE2A1" ], [ "CLBLL_SE2A2", "SE2A2" ], [ "CLBLL_SE2A3", "SE2A3" ], [ "CLBLL_SE4BEG0", "SE6BEG0" ], [ "CLBLL_SE4BEG1", "SE6BEG1" ], [ "CLBLL_SE4BEG2", "SE6BEG2" ], [ "CLBLL_SE4BEG3", "SE6BEG3" ], [ "CLBLL_SE4C0", "SE6E0" ], [ "CLBLL_SE4C1", "SE6E1" ], [ "CLBLL_SE4C2", "SE6E2" ], [ "CLBLL_SE4C3", "SE6E3" ], [ "CLBLL_SW2A0", "SW2END0" ], [ "CLBLL_SW2A1", "SW2END1" ], [ "CLBLL_SW2A2", "SW2END2" ], [ "CLBLL_SW2A3", "SW2END3" ], [ "CLBLL_SW4A0", "SW6A0" ], [ "CLBLL_SW4A1", "SW6A1" ], [ "CLBLL_SW4A2", "SW6A2" ], [ "CLBLL_SW4A3", "SW6A3" ], [ "CLBLL_SW4END0", "SW6END0" ], [ "CLBLL_SW4END1", "SW6END1" ], [ "CLBLL_SW4END2", "SW6END2" ], [ "CLBLL_SW4END3", "SW6END3" ], [ "CLBLL_WL1END0", "WL1END0" ], [ "CLBLL_WL1END1", "WL1END1" ], [ "CLBLL_WL1END2", "WL1END2" ], [ "CLBLL_WL1END3", "WL1END3" ], [ "CLBLL_WR1END0", "WR1END0" ], [ "CLBLL_WR1END1", "WR1END1" ], [ "CLBLL_WR1END2", "WR1END2" ], [ "CLBLL_WR1END3", "WR1END3" ], [ "CLBLL_WW2A0", "WW2A0" ], [ "CLBLL_WW2A1", "WW2A1" ], [ "CLBLL_WW2A2", "WW2A2" ], [ "CLBLL_WW2A3", "WW2A3" ], [ "CLBLL_WW2END0", "WW2END0" ], [ "CLBLL_WW2END1", "WW2END1" ], [ "CLBLL_WW2END2", "WW2END2" ], [ "CLBLL_WW2END3", "WW2END3" ], [ "CLBLL_WW4A0", "WW4A0" ], [ "CLBLL_WW4A1", "WW4A1" ], [ "CLBLL_WW4A2", "WW4A2" ], [ "CLBLL_WW4A3", "WW4A3" ], [ "CLBLL_WW4B0", "WW4B0" ], [ "CLBLL_WW4B1", "WW4B1" ], [ "CLBLL_WW4B2", "WW4B2" ], [ "CLBLL_WW4B3", "WW4B3" ], [ "CLBLL_WW4C0", "WW4C0" ], [ "CLBLL_WW4C1", "WW4C1" ], [ "CLBLL_WW4C2", "WW4C2" ], [ "CLBLL_WW4C3", "WW4C3" ], [ "CLBLL_WW4END0", "WW4END0" ], [ "CLBLL_WW4END1", "WW4END1" ], [ "CLBLL_WW4END2", "WW4END2" ], [ "CLBLL_WW4END3", "WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLBLL_R", "VFRAME" ], "wire_pairs": [ [ "CLBLL_EE2A0", "VFRAME_EE2A0" ], [ "CLBLL_EE2A1", "VFRAME_EE2A1" ], [ "CLBLL_EE2A2", "VFRAME_EE2A2" ], [ "CLBLL_EE2A3", "VFRAME_EE2A3" ], [ "CLBLL_EE2BEG0", "VFRAME_EE2BEG0" ], [ "CLBLL_EE2BEG1", "VFRAME_EE2BEG1" ], [ "CLBLL_EE2BEG2", "VFRAME_EE2BEG2" ], [ "CLBLL_EE2BEG3", "VFRAME_EE2BEG3" ], [ "CLBLL_EE4A0", "VFRAME_EE4A0" ], [ "CLBLL_EE4A1", "VFRAME_EE4A1" ], [ "CLBLL_EE4A2", "VFRAME_EE4A2" ], [ "CLBLL_EE4A3", "VFRAME_EE4A3" ], [ "CLBLL_EE4B0", "VFRAME_EE4B0" ], [ "CLBLL_EE4B1", "VFRAME_EE4B1" ], [ "CLBLL_EE4B2", "VFRAME_EE4B2" ], [ "CLBLL_EE4B3", "VFRAME_EE4B3" ], [ "CLBLL_EE4BEG0", "VFRAME_EE4BEG0" ], [ "CLBLL_EE4BEG1", "VFRAME_EE4BEG1" ], [ "CLBLL_EE4BEG2", "VFRAME_EE4BEG2" ], [ "CLBLL_EE4BEG3", "VFRAME_EE4BEG3" ], [ "CLBLL_EE4C0", "VFRAME_EE4C0" ], [ "CLBLL_EE4C1", "VFRAME_EE4C1" ], [ "CLBLL_EE4C2", "VFRAME_EE4C2" ], [ "CLBLL_EE4C3", "VFRAME_EE4C3" ], [ "CLBLL_EL1BEG0", "VFRAME_EL1BEG0" ], [ "CLBLL_EL1BEG1", "VFRAME_EL1BEG1" ], [ "CLBLL_EL1BEG2", "VFRAME_EL1BEG2" ], [ "CLBLL_EL1BEG3", "VFRAME_EL1BEG3" ], [ "CLBLL_ER1BEG0", "VFRAME_ER1BEG0" ], [ "CLBLL_ER1BEG1", "VFRAME_ER1BEG1" ], [ "CLBLL_ER1BEG2", "VFRAME_ER1BEG2" ], [ "CLBLL_ER1BEG3", "VFRAME_ER1BEG3" ], [ "CLBLL_LH1", "VFRAME_LH1" ], [ "CLBLL_LH2", "VFRAME_LH2" ], [ "CLBLL_LH3", "VFRAME_LH3" ], [ "CLBLL_LH4", "VFRAME_LH4" ], [ "CLBLL_LH5", "VFRAME_LH5" ], [ "CLBLL_LH6", "VFRAME_LH6" ], [ "CLBLL_LH7", "VFRAME_LH7" ], [ "CLBLL_LH8", "VFRAME_LH8" ], [ "CLBLL_LH9", "VFRAME_LH9" ], [ "CLBLL_LH10", "VFRAME_LH10" ], [ "CLBLL_LH11", "VFRAME_LH11" ], [ "CLBLL_LH12", "VFRAME_LH12" ], [ "CLBLL_MONITOR_N", "VFRAME_MONITOR_N" ], [ "CLBLL_MONITOR_P", "VFRAME_MONITOR_P" ], [ "CLBLL_NE2A0", "VFRAME_NE2A0" ], [ "CLBLL_NE2A1", "VFRAME_NE2A1" ], [ "CLBLL_NE2A2", "VFRAME_NE2A2" ], [ "CLBLL_NE2A3", "VFRAME_NE2A3" ], [ "CLBLL_NE4BEG0", "VFRAME_NE4BEG0" ], [ "CLBLL_NE4BEG1", "VFRAME_NE4BEG1" ], [ "CLBLL_NE4BEG2", "VFRAME_NE4BEG2" ], [ "CLBLL_NE4BEG3", "VFRAME_NE4BEG3" ], [ "CLBLL_NE4C0", "VFRAME_NE4C0" ], [ "CLBLL_NE4C1", "VFRAME_NE4C1" ], [ "CLBLL_NE4C2", "VFRAME_NE4C2" ], [ "CLBLL_NE4C3", "VFRAME_NE4C3" ], [ "CLBLL_NW2A0", "VFRAME_NW2A0" ], [ "CLBLL_NW2A1", "VFRAME_NW2A1" ], [ "CLBLL_NW2A2", "VFRAME_NW2A2" ], [ "CLBLL_NW2A3", "VFRAME_NW2A3" ], [ "CLBLL_NW4A0", "VFRAME_NW4A0" ], [ "CLBLL_NW4A1", "VFRAME_NW4A1" ], [ "CLBLL_NW4A2", "VFRAME_NW4A2" ], [ "CLBLL_NW4A3", "VFRAME_NW4A3" ], [ "CLBLL_NW4END0", "VFRAME_NW4END0" ], [ "CLBLL_NW4END1", "VFRAME_NW4END1" ], [ "CLBLL_NW4END2", "VFRAME_NW4END2" ], [ "CLBLL_NW4END3", "VFRAME_NW4END3" ], [ "CLBLL_SE2A0", "VFRAME_SE2A0" ], [ "CLBLL_SE2A1", "VFRAME_SE2A1" ], [ "CLBLL_SE2A2", "VFRAME_SE2A2" ], [ "CLBLL_SE2A3", "VFRAME_SE2A3" ], [ "CLBLL_SE4BEG0", "VFRAME_SE4BEG0" ], [ "CLBLL_SE4BEG1", "VFRAME_SE4BEG1" ], [ "CLBLL_SE4BEG2", "VFRAME_SE4BEG2" ], [ "CLBLL_SE4BEG3", "VFRAME_SE4BEG3" ], [ "CLBLL_SE4C0", "VFRAME_SE4C0" ], [ "CLBLL_SE4C1", "VFRAME_SE4C1" ], [ "CLBLL_SE4C2", "VFRAME_SE4C2" ], [ "CLBLL_SE4C3", "VFRAME_SE4C3" ], [ "CLBLL_SW2A0", "VFRAME_SW2A0" ], [ "CLBLL_SW2A1", "VFRAME_SW2A1" ], [ "CLBLL_SW2A2", "VFRAME_SW2A2" ], [ "CLBLL_SW2A3", "VFRAME_SW2A3" ], [ "CLBLL_SW4A0", "VFRAME_SW4A0" ], [ "CLBLL_SW4A1", "VFRAME_SW4A1" ], [ "CLBLL_SW4A2", "VFRAME_SW4A2" ], [ "CLBLL_SW4A3", "VFRAME_SW4A3" ], [ "CLBLL_SW4END0", "VFRAME_SW4END0" ], [ "CLBLL_SW4END1", "VFRAME_SW4END1" ], [ "CLBLL_SW4END2", "VFRAME_SW4END2" ], [ "CLBLL_SW4END3", "VFRAME_SW4END3" ], [ "CLBLL_WL1END0", "VFRAME_WL1END0" ], [ "CLBLL_WL1END1", "VFRAME_WL1END1" ], [ "CLBLL_WL1END2", "VFRAME_WL1END2" ], [ "CLBLL_WL1END3", "VFRAME_WL1END3" ], [ "CLBLL_WR1END0", "VFRAME_WR1END0" ], [ "CLBLL_WR1END1", "VFRAME_WR1END1" ], [ "CLBLL_WR1END2", "VFRAME_WR1END2" ], [ "CLBLL_WR1END3", "VFRAME_WR1END3" ], [ "CLBLL_WW2A0", "VFRAME_WW2A0" ], [ "CLBLL_WW2A1", "VFRAME_WW2A1" ], [ "CLBLL_WW2A2", "VFRAME_WW2A2" ], [ "CLBLL_WW2A3", "VFRAME_WW2A3" ], [ "CLBLL_WW2END0", "VFRAME_WW2END0" ], [ "CLBLL_WW2END1", "VFRAME_WW2END1" ], [ "CLBLL_WW2END2", "VFRAME_WW2END2" ], [ "CLBLL_WW2END3", "VFRAME_WW2END3" ], [ "CLBLL_WW4A0", "VFRAME_WW4A0" ], [ "CLBLL_WW4A1", "VFRAME_WW4A1" ], [ "CLBLL_WW4A2", "VFRAME_WW4A2" ], [ "CLBLL_WW4A3", "VFRAME_WW4A3" ], [ "CLBLL_WW4B0", "VFRAME_WW4B0" ], [ "CLBLL_WW4B1", "VFRAME_WW4B1" ], [ "CLBLL_WW4B2", "VFRAME_WW4B2" ], [ "CLBLL_WW4B3", "VFRAME_WW4B3" ], [ "CLBLL_WW4C0", "VFRAME_WW4C0" ], [ "CLBLL_WW4C1", "VFRAME_WW4C1" ], [ "CLBLL_WW4C2", "VFRAME_WW4C2" ], [ "CLBLL_WW4C3", "VFRAME_WW4C3" ], [ "CLBLL_WW4END0", "VFRAME_WW4END0" ], [ "CLBLL_WW4END1", "VFRAME_WW4END1" ], [ "CLBLL_WW4END2", "VFRAME_WW4END2" ], [ "CLBLL_WW4END3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLM_L", "CLBLM_L" ], "wire_pairs": [ [ "CLBLM_L_CIN", "CLBLM_L_COUT_N" ], [ "CLBLM_M_CIN", "CLBLM_M_COUT_N" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLM_L", "CLBLM_R" ], "wire_pairs": [ [ "CLBLM_EE2A0", "CLBLM_EE2A0" ], [ "CLBLM_EE2A1", "CLBLM_EE2A1" ], [ "CLBLM_EE2A2", "CLBLM_EE2A2" ], [ "CLBLM_EE2A3", "CLBLM_EE2A3" ], [ "CLBLM_EE2BEG0", "CLBLM_EE2BEG0" ], [ "CLBLM_EE2BEG1", "CLBLM_EE2BEG1" ], [ "CLBLM_EE2BEG2", "CLBLM_EE2BEG2" ], [ "CLBLM_EE2BEG3", "CLBLM_EE2BEG3" ], [ "CLBLM_EE4A0", "CLBLM_EE4A0" ], [ "CLBLM_EE4A1", "CLBLM_EE4A1" ], [ "CLBLM_EE4A2", "CLBLM_EE4A2" ], [ "CLBLM_EE4A3", "CLBLM_EE4A3" ], [ "CLBLM_EE4B0", "CLBLM_EE4B0" ], [ "CLBLM_EE4B1", "CLBLM_EE4B1" ], [ "CLBLM_EE4B2", "CLBLM_EE4B2" ], [ "CLBLM_EE4B3", "CLBLM_EE4B3" ], [ "CLBLM_EE4BEG0", "CLBLM_EE4BEG0" ], [ "CLBLM_EE4BEG1", "CLBLM_EE4BEG1" ], [ "CLBLM_EE4BEG2", "CLBLM_EE4BEG2" ], [ "CLBLM_EE4BEG3", "CLBLM_EE4BEG3" ], [ "CLBLM_EE4C0", "CLBLM_EE4C0" ], [ "CLBLM_EE4C1", "CLBLM_EE4C1" ], [ "CLBLM_EE4C2", "CLBLM_EE4C2" ], [ "CLBLM_EE4C3", "CLBLM_EE4C3" ], [ "CLBLM_EL1BEG0", "CLBLM_EL1BEG0" ], [ "CLBLM_EL1BEG1", "CLBLM_EL1BEG1" ], [ "CLBLM_EL1BEG2", "CLBLM_EL1BEG2" ], [ "CLBLM_EL1BEG3", "CLBLM_EL1BEG3" ], [ "CLBLM_ER1BEG0", "CLBLM_ER1BEG0" ], [ "CLBLM_ER1BEG1", "CLBLM_ER1BEG1" ], [ "CLBLM_ER1BEG2", "CLBLM_ER1BEG2" ], [ "CLBLM_ER1BEG3", "CLBLM_ER1BEG3" ], [ "CLBLM_LH1", "CLBLM_LH1" ], [ "CLBLM_LH2", "CLBLM_LH2" ], [ "CLBLM_LH3", "CLBLM_LH3" ], [ "CLBLM_LH4", "CLBLM_LH4" ], [ "CLBLM_LH5", "CLBLM_LH5" ], [ "CLBLM_LH6", "CLBLM_LH6" ], [ "CLBLM_LH7", "CLBLM_LH7" ], [ "CLBLM_LH8", "CLBLM_LH8" ], [ "CLBLM_LH9", "CLBLM_LH9" ], [ "CLBLM_LH10", "CLBLM_LH10" ], [ "CLBLM_LH11", "CLBLM_LH11" ], [ "CLBLM_LH12", "CLBLM_LH12" ], [ "CLBLM_MONITOR_N", "CLBLM_MONITOR_N" ], [ "CLBLM_MONITOR_P", "CLBLM_MONITOR_P" ], [ "CLBLM_NE2A0", "CLBLM_NE2A0" ], [ "CLBLM_NE2A1", "CLBLM_NE2A1" ], [ "CLBLM_NE2A2", "CLBLM_NE2A2" ], [ "CLBLM_NE2A3", "CLBLM_NE2A3" ], [ "CLBLM_NE4BEG0", "CLBLM_NE4BEG0" ], [ "CLBLM_NE4BEG1", "CLBLM_NE4BEG1" ], [ "CLBLM_NE4BEG2", "CLBLM_NE4BEG2" ], [ "CLBLM_NE4BEG3", "CLBLM_NE4BEG3" ], [ "CLBLM_NE4C0", "CLBLM_NE4C0" ], [ "CLBLM_NE4C1", "CLBLM_NE4C1" ], [ "CLBLM_NE4C2", "CLBLM_NE4C2" ], [ "CLBLM_NE4C3", "CLBLM_NE4C3" ], [ "CLBLM_NW2A0", "CLBLM_NW2A0" ], [ "CLBLM_NW2A1", "CLBLM_NW2A1" ], [ "CLBLM_NW2A2", "CLBLM_NW2A2" ], [ "CLBLM_NW2A3", "CLBLM_NW2A3" ], [ "CLBLM_NW4A0", "CLBLM_NW4A0" ], [ "CLBLM_NW4A1", "CLBLM_NW4A1" ], [ "CLBLM_NW4A2", "CLBLM_NW4A2" ], [ "CLBLM_NW4A3", "CLBLM_NW4A3" ], [ "CLBLM_NW4END0", "CLBLM_NW4END0" ], [ "CLBLM_NW4END1", "CLBLM_NW4END1" ], [ "CLBLM_NW4END2", "CLBLM_NW4END2" ], [ "CLBLM_NW4END3", "CLBLM_NW4END3" ], [ "CLBLM_SE2A0", "CLBLM_SE2A0" ], [ "CLBLM_SE2A1", "CLBLM_SE2A1" ], [ "CLBLM_SE2A2", "CLBLM_SE2A2" ], [ "CLBLM_SE2A3", "CLBLM_SE2A3" ], [ "CLBLM_SE4BEG0", "CLBLM_SE4BEG0" ], [ "CLBLM_SE4BEG1", "CLBLM_SE4BEG1" ], [ "CLBLM_SE4BEG2", "CLBLM_SE4BEG2" ], [ "CLBLM_SE4BEG3", "CLBLM_SE4BEG3" ], [ "CLBLM_SE4C0", "CLBLM_SE4C0" ], [ "CLBLM_SE4C1", "CLBLM_SE4C1" ], [ "CLBLM_SE4C2", "CLBLM_SE4C2" ], [ "CLBLM_SE4C3", "CLBLM_SE4C3" ], [ "CLBLM_SW2A0", "CLBLM_SW2A0" ], [ "CLBLM_SW2A1", "CLBLM_SW2A1" ], [ "CLBLM_SW2A2", "CLBLM_SW2A2" ], [ "CLBLM_SW2A3", "CLBLM_SW2A3" ], [ "CLBLM_SW4A0", "CLBLM_SW4A0" ], [ "CLBLM_SW4A1", "CLBLM_SW4A1" ], [ "CLBLM_SW4A2", "CLBLM_SW4A2" ], [ "CLBLM_SW4A3", "CLBLM_SW4A3" ], [ "CLBLM_SW4END0", "CLBLM_SW4END0" ], [ "CLBLM_SW4END1", "CLBLM_SW4END1" ], [ "CLBLM_SW4END2", "CLBLM_SW4END2" ], [ "CLBLM_SW4END3", "CLBLM_SW4END3" ], [ "CLBLM_WL1END0", "CLBLM_WL1END0" ], [ "CLBLM_WL1END1", "CLBLM_WL1END1" ], [ "CLBLM_WL1END2", "CLBLM_WL1END2" ], [ "CLBLM_WL1END3", "CLBLM_WL1END3" ], [ "CLBLM_WR1END0", "CLBLM_WR1END0" ], [ "CLBLM_WR1END1", "CLBLM_WR1END1" ], [ "CLBLM_WR1END2", "CLBLM_WR1END2" ], [ "CLBLM_WR1END3", "CLBLM_WR1END3" ], [ "CLBLM_WW2A0", "CLBLM_WW2A0" ], [ "CLBLM_WW2A1", "CLBLM_WW2A1" ], [ "CLBLM_WW2A2", "CLBLM_WW2A2" ], [ "CLBLM_WW2A3", "CLBLM_WW2A3" ], [ "CLBLM_WW2END0", "CLBLM_WW2END0" ], [ "CLBLM_WW2END1", "CLBLM_WW2END1" ], [ "CLBLM_WW2END2", "CLBLM_WW2END2" ], [ "CLBLM_WW2END3", "CLBLM_WW2END3" ], [ "CLBLM_WW4A0", "CLBLM_WW4A0" ], [ "CLBLM_WW4A1", "CLBLM_WW4A1" ], [ "CLBLM_WW4A2", "CLBLM_WW4A2" ], [ "CLBLM_WW4A3", "CLBLM_WW4A3" ], [ "CLBLM_WW4B0", "CLBLM_WW4B0" ], [ "CLBLM_WW4B1", "CLBLM_WW4B1" ], [ "CLBLM_WW4B2", "CLBLM_WW4B2" ], [ "CLBLM_WW4B3", "CLBLM_WW4B3" ], [ "CLBLM_WW4C0", "CLBLM_WW4C0" ], [ "CLBLM_WW4C1", "CLBLM_WW4C1" ], [ "CLBLM_WW4C2", "CLBLM_WW4C2" ], [ "CLBLM_WW4C3", "CLBLM_WW4C3" ], [ "CLBLM_WW4END0", "CLBLM_WW4END0" ], [ "CLBLM_WW4END1", "CLBLM_WW4END1" ], [ "CLBLM_WW4END2", "CLBLM_WW4END2" ], [ "CLBLM_WW4END3", "CLBLM_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLM_L", "DSP_R" ], "wire_pairs": [ [ "CLBLM_EE2A0", "DSP_EE2A0_0" ], [ "CLBLM_EE2A1", "DSP_EE2A1_0" ], [ "CLBLM_EE2A2", "DSP_EE2A2_0" ], [ "CLBLM_EE2A3", "DSP_EE2A3_0" ], [ "CLBLM_EE2BEG0", "DSP_EE2BEG0_0" ], [ "CLBLM_EE2BEG1", "DSP_EE2BEG1_0" ], [ "CLBLM_EE2BEG2", "DSP_EE2BEG2_0" ], [ "CLBLM_EE2BEG3", "DSP_EE2BEG3_0" ], [ "CLBLM_EE4A0", "DSP_EE4A0_0" ], [ "CLBLM_EE4A1", "DSP_EE4A1_0" ], [ "CLBLM_EE4A2", "DSP_EE4A2_0" ], [ "CLBLM_EE4A3", "DSP_EE4A3_0" ], [ "CLBLM_EE4B0", "DSP_EE4B0_0" ], [ "CLBLM_EE4B1", "DSP_EE4B1_0" ], [ "CLBLM_EE4B2", "DSP_EE4B2_0" ], [ "CLBLM_EE4B3", "DSP_EE4B3_0" ], [ "CLBLM_EE4BEG0", "DSP_EE4BEG0_0" ], [ "CLBLM_EE4BEG1", "DSP_EE4BEG1_0" ], [ "CLBLM_EE4BEG2", "DSP_EE4BEG2_0" ], [ "CLBLM_EE4BEG3", "DSP_EE4BEG3_0" ], [ "CLBLM_EE4C0", "DSP_EE4C0_0" ], [ "CLBLM_EE4C1", "DSP_EE4C1_0" ], [ "CLBLM_EE4C2", "DSP_EE4C2_0" ], [ "CLBLM_EE4C3", "DSP_EE4C3_0" ], [ "CLBLM_EL1BEG0", "DSP_EL1BEG0_0" ], [ "CLBLM_EL1BEG1", "DSP_EL1BEG1_0" ], [ "CLBLM_EL1BEG2", "DSP_EL1BEG2_0" ], [ "CLBLM_EL1BEG3", "DSP_EL1BEG3_0" ], [ "CLBLM_ER1BEG0", "DSP_ER1BEG0_0" ], [ "CLBLM_ER1BEG1", "DSP_ER1BEG1_0" ], [ "CLBLM_ER1BEG2", "DSP_ER1BEG2_0" ], [ "CLBLM_ER1BEG3", "DSP_ER1BEG3_0" ], [ "CLBLM_LH1", "DSP_LH1_0" ], [ "CLBLM_LH2", "DSP_LH2_0" ], [ "CLBLM_LH3", "DSP_LH3_0" ], [ "CLBLM_LH4", "DSP_LH4_0" ], [ "CLBLM_LH5", "DSP_LH5_0" ], [ "CLBLM_LH6", "DSP_LH6_0" ], [ "CLBLM_LH7", "DSP_LH7_0" ], [ "CLBLM_LH8", "DSP_LH8_0" ], [ "CLBLM_LH9", "DSP_LH9_0" ], [ "CLBLM_LH10", "DSP_LH10_0" ], [ "CLBLM_LH11", "DSP_LH11_0" ], [ "CLBLM_LH12", "DSP_LH12_0" ], [ "CLBLM_MONITOR_N", "DSP_MONITOR_N_0" ], [ "CLBLM_MONITOR_P", "DSP_MONITOR_P_0" ], [ "CLBLM_NE2A0", "DSP_NE2A0_0" ], [ "CLBLM_NE2A1", "DSP_NE2A1_0" ], [ "CLBLM_NE2A2", "DSP_NE2A2_0" ], [ "CLBLM_NE2A3", "DSP_NE2A3_0" ], [ "CLBLM_NE4BEG0", "DSP_NE4BEG0_0" ], [ "CLBLM_NE4BEG1", "DSP_NE4BEG1_0" ], [ "CLBLM_NE4BEG2", "DSP_NE4BEG2_0" ], [ "CLBLM_NE4BEG3", "DSP_NE4BEG3_0" ], [ "CLBLM_NE4C0", "DSP_NE4C0_0" ], [ "CLBLM_NE4C1", "DSP_NE4C1_0" ], [ "CLBLM_NE4C2", "DSP_NE4C2_0" ], [ "CLBLM_NE4C3", "DSP_NE4C3_0" ], [ "CLBLM_NW2A0", "DSP_NW2A0_0" ], [ "CLBLM_NW2A1", "DSP_NW2A1_0" ], [ "CLBLM_NW2A2", "DSP_NW2A2_0" ], [ "CLBLM_NW2A3", "DSP_NW2A3_0" ], [ "CLBLM_NW4A0", "DSP_NW4A0_0" ], [ "CLBLM_NW4A1", "DSP_NW4A1_0" ], [ "CLBLM_NW4A2", "DSP_NW4A2_0" ], [ "CLBLM_NW4A3", "DSP_NW4A3_0" ], [ "CLBLM_NW4END0", "DSP_NW4END0_0" ], [ "CLBLM_NW4END1", "DSP_NW4END1_0" ], [ "CLBLM_NW4END2", "DSP_NW4END2_0" ], [ "CLBLM_NW4END3", "DSP_NW4END3_0" ], [ "CLBLM_SE2A0", "DSP_SE2A0_0" ], [ "CLBLM_SE2A1", "DSP_SE2A1_0" ], [ "CLBLM_SE2A2", "DSP_SE2A2_0" ], [ "CLBLM_SE2A3", "DSP_SE2A3_0" ], [ "CLBLM_SE4BEG0", "DSP_SE4BEG0_0" ], [ "CLBLM_SE4BEG1", "DSP_SE4BEG1_0" ], [ "CLBLM_SE4BEG2", "DSP_SE4BEG2_0" ], [ "CLBLM_SE4BEG3", "DSP_SE4BEG3_0" ], [ "CLBLM_SE4C0", "DSP_SE4C0_0" ], [ "CLBLM_SE4C1", "DSP_SE4C1_0" ], [ "CLBLM_SE4C2", "DSP_SE4C2_0" ], [ "CLBLM_SE4C3", "DSP_SE4C3_0" ], [ "CLBLM_SW2A0", "DSP_SW2A0_0" ], [ "CLBLM_SW2A1", "DSP_SW2A1_0" ], [ "CLBLM_SW2A2", "DSP_SW2A2_0" ], [ "CLBLM_SW2A3", "DSP_SW2A3_0" ], [ "CLBLM_SW4A0", "DSP_SW4A0_0" ], [ "CLBLM_SW4A1", "DSP_SW4A1_0" ], [ "CLBLM_SW4A2", "DSP_SW4A2_0" ], [ "CLBLM_SW4A3", "DSP_SW4A3_0" ], [ "CLBLM_SW4END0", "DSP_SW4END0_0" ], [ "CLBLM_SW4END1", "DSP_SW4END1_0" ], [ "CLBLM_SW4END2", "DSP_SW4END2_0" ], [ "CLBLM_SW4END3", "DSP_SW4END3_0" ], [ "CLBLM_WL1END0", "DSP_WL1END0_0" ], [ "CLBLM_WL1END1", "DSP_WL1END1_0" ], [ "CLBLM_WL1END2", "DSP_WL1END2_0" ], [ "CLBLM_WL1END3", "DSP_WL1END3_0" ], [ "CLBLM_WR1END0", "DSP_WR1END0_0" ], [ "CLBLM_WR1END1", "DSP_WR1END1_0" ], [ "CLBLM_WR1END2", "DSP_WR1END2_0" ], [ "CLBLM_WR1END3", "DSP_WR1END3_0" ], [ "CLBLM_WW2A0", "DSP_WW2A0_0" ], [ "CLBLM_WW2A1", "DSP_WW2A1_0" ], [ "CLBLM_WW2A2", "DSP_WW2A2_0" ], [ "CLBLM_WW2A3", "DSP_WW2A3_0" ], [ "CLBLM_WW2END0", "DSP_WW2END0_0" ], [ "CLBLM_WW2END1", "DSP_WW2END1_0" ], [ "CLBLM_WW2END2", "DSP_WW2END2_0" ], [ "CLBLM_WW2END3", "DSP_WW2END3_0" ], [ "CLBLM_WW4A0", "DSP_WW4A0_0" ], [ "CLBLM_WW4A1", "DSP_WW4A1_0" ], [ "CLBLM_WW4A2", "DSP_WW4A2_0" ], [ "CLBLM_WW4A3", "DSP_WW4A3_0" ], [ "CLBLM_WW4B0", "DSP_WW4B0_0" ], [ "CLBLM_WW4B1", "DSP_WW4B1_0" ], [ "CLBLM_WW4B2", "DSP_WW4B2_0" ], [ "CLBLM_WW4B3", "DSP_WW4B3_0" ], [ "CLBLM_WW4C0", "DSP_WW4C0_0" ], [ "CLBLM_WW4C1", "DSP_WW4C1_0" ], [ "CLBLM_WW4C2", "DSP_WW4C2_0" ], [ "CLBLM_WW4C3", "DSP_WW4C3_0" ], [ "CLBLM_WW4END0", "DSP_WW4END0_0" ], [ "CLBLM_WW4END1", "DSP_WW4END1_0" ], [ "CLBLM_WW4END2", "DSP_WW4END2_0" ], [ "CLBLM_WW4END3", "DSP_WW4END3_0" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CLBLM_L", "DSP_R" ], "wire_pairs": [ [ "CLBLM_EE2A0", "DSP_EE2A0_1" ], [ "CLBLM_EE2A1", "DSP_EE2A1_1" ], [ "CLBLM_EE2A2", "DSP_EE2A2_1" ], [ "CLBLM_EE2A3", "DSP_EE2A3_1" ], [ "CLBLM_EE2BEG0", "DSP_EE2BEG0_1" ], [ "CLBLM_EE2BEG1", "DSP_EE2BEG1_1" ], [ "CLBLM_EE2BEG2", "DSP_EE2BEG2_1" ], [ "CLBLM_EE2BEG3", "DSP_EE2BEG3_1" ], [ "CLBLM_EE4A0", "DSP_EE4A0_1" ], [ "CLBLM_EE4A1", "DSP_EE4A1_1" ], [ "CLBLM_EE4A2", "DSP_EE4A2_1" ], [ "CLBLM_EE4A3", "DSP_EE4A3_1" ], [ "CLBLM_EE4B0", "DSP_EE4B0_1" ], [ "CLBLM_EE4B1", "DSP_EE4B1_1" ], [ "CLBLM_EE4B2", "DSP_EE4B2_1" ], [ "CLBLM_EE4B3", "DSP_EE4B3_1" ], [ "CLBLM_EE4BEG0", "DSP_EE4BEG0_1" ], [ "CLBLM_EE4BEG1", "DSP_EE4BEG1_1" ], [ "CLBLM_EE4BEG2", "DSP_EE4BEG2_1" ], [ "CLBLM_EE4BEG3", "DSP_EE4BEG3_1" ], [ "CLBLM_EE4C0", "DSP_EE4C0_1" ], [ "CLBLM_EE4C1", "DSP_EE4C1_1" ], [ "CLBLM_EE4C2", "DSP_EE4C2_1" ], [ "CLBLM_EE4C3", "DSP_EE4C3_1" ], [ "CLBLM_EL1BEG0", "DSP_EL1BEG0_1" ], [ "CLBLM_EL1BEG1", "DSP_EL1BEG1_1" ], [ "CLBLM_EL1BEG2", "DSP_EL1BEG2_1" ], [ "CLBLM_EL1BEG3", "DSP_EL1BEG3_1" ], [ "CLBLM_ER1BEG0", "DSP_ER1BEG0_1" ], [ "CLBLM_ER1BEG1", "DSP_ER1BEG1_1" ], [ "CLBLM_ER1BEG2", "DSP_ER1BEG2_1" ], [ "CLBLM_ER1BEG3", "DSP_ER1BEG3_1" ], [ "CLBLM_LH1", "DSP_LH1_1" ], [ "CLBLM_LH2", "DSP_LH2_1" ], [ "CLBLM_LH3", "DSP_LH3_1" ], [ "CLBLM_LH4", "DSP_LH4_1" ], [ "CLBLM_LH5", "DSP_LH5_1" ], [ "CLBLM_LH6", "DSP_LH6_1" ], [ "CLBLM_LH7", "DSP_LH7_1" ], [ "CLBLM_LH8", "DSP_LH8_1" ], [ "CLBLM_LH9", "DSP_LH9_1" ], [ "CLBLM_LH10", "DSP_LH10_1" ], [ "CLBLM_LH11", "DSP_LH11_1" ], [ "CLBLM_LH12", "DSP_LH12_1" ], [ "CLBLM_MONITOR_N", "DSP_MONITOR_N_1" ], [ "CLBLM_MONITOR_P", "DSP_MONITOR_P_1" ], [ "CLBLM_NE2A0", "DSP_NE2A0_1" ], [ "CLBLM_NE2A1", "DSP_NE2A1_1" ], [ "CLBLM_NE2A2", "DSP_NE2A2_1" ], [ "CLBLM_NE2A3", "DSP_NE2A3_1" ], [ "CLBLM_NE4BEG0", "DSP_NE4BEG0_1" ], [ "CLBLM_NE4BEG1", "DSP_NE4BEG1_1" ], [ "CLBLM_NE4BEG2", "DSP_NE4BEG2_1" ], [ "CLBLM_NE4BEG3", "DSP_NE4BEG3_1" ], [ "CLBLM_NE4C0", "DSP_NE4C0_1" ], [ "CLBLM_NE4C1", "DSP_NE4C1_1" ], [ "CLBLM_NE4C2", "DSP_NE4C2_1" ], [ "CLBLM_NE4C3", "DSP_NE4C3_1" ], [ "CLBLM_NW2A0", "DSP_NW2A0_1" ], [ "CLBLM_NW2A1", "DSP_NW2A1_1" ], [ "CLBLM_NW2A2", "DSP_NW2A2_1" ], [ "CLBLM_NW2A3", "DSP_NW2A3_1" ], [ "CLBLM_NW4A0", "DSP_NW4A0_1" ], [ "CLBLM_NW4A1", "DSP_NW4A1_1" ], [ "CLBLM_NW4A2", "DSP_NW4A2_1" ], [ "CLBLM_NW4A3", "DSP_NW4A3_1" ], [ "CLBLM_NW4END0", "DSP_NW4END0_1" ], [ "CLBLM_NW4END1", "DSP_NW4END1_1" ], [ "CLBLM_NW4END2", "DSP_NW4END2_1" ], [ "CLBLM_NW4END3", "DSP_NW4END3_1" ], [ "CLBLM_SE2A0", "DSP_SE2A0_1" ], [ "CLBLM_SE2A1", "DSP_SE2A1_1" ], [ "CLBLM_SE2A2", "DSP_SE2A2_1" ], [ "CLBLM_SE2A3", "DSP_SE2A3_1" ], [ "CLBLM_SE4BEG0", "DSP_SE4BEG0_1" ], [ "CLBLM_SE4BEG1", "DSP_SE4BEG1_1" ], [ "CLBLM_SE4BEG2", "DSP_SE4BEG2_1" ], [ "CLBLM_SE4BEG3", "DSP_SE4BEG3_1" ], [ "CLBLM_SE4C0", "DSP_SE4C0_1" ], [ "CLBLM_SE4C1", "DSP_SE4C1_1" ], [ "CLBLM_SE4C2", "DSP_SE4C2_1" ], [ "CLBLM_SE4C3", "DSP_SE4C3_1" ], [ "CLBLM_SW2A0", "DSP_SW2A0_1" ], [ "CLBLM_SW2A1", "DSP_SW2A1_1" ], [ "CLBLM_SW2A2", "DSP_SW2A2_1" ], [ "CLBLM_SW2A3", "DSP_SW2A3_1" ], [ "CLBLM_SW4A0", "DSP_SW4A0_1" ], [ "CLBLM_SW4A1", "DSP_SW4A1_1" ], [ "CLBLM_SW4A2", "DSP_SW4A2_1" ], [ "CLBLM_SW4A3", "DSP_SW4A3_1" ], [ "CLBLM_SW4END0", "DSP_SW4END0_1" ], [ "CLBLM_SW4END1", "DSP_SW4END1_1" ], [ "CLBLM_SW4END2", "DSP_SW4END2_1" ], [ "CLBLM_SW4END3", "DSP_SW4END3_1" ], [ "CLBLM_WL1END0", "DSP_WL1END0_1" ], [ "CLBLM_WL1END1", "DSP_WL1END1_1" ], [ "CLBLM_WL1END2", "DSP_WL1END2_1" ], [ "CLBLM_WL1END3", "DSP_WL1END3_1" ], [ "CLBLM_WR1END0", "DSP_WR1END0_1" ], [ "CLBLM_WR1END1", "DSP_WR1END1_1" ], [ "CLBLM_WR1END2", "DSP_WR1END2_1" ], [ "CLBLM_WR1END3", "DSP_WR1END3_1" ], [ "CLBLM_WW2A0", "DSP_WW2A0_1" ], [ "CLBLM_WW2A1", "DSP_WW2A1_1" ], [ "CLBLM_WW2A2", "DSP_WW2A2_1" ], [ "CLBLM_WW2A3", "DSP_WW2A3_1" ], [ "CLBLM_WW2END0", "DSP_WW2END0_1" ], [ "CLBLM_WW2END1", "DSP_WW2END1_1" ], [ "CLBLM_WW2END2", "DSP_WW2END2_1" ], [ "CLBLM_WW2END3", "DSP_WW2END3_1" ], [ "CLBLM_WW4A0", "DSP_WW4A0_1" ], [ "CLBLM_WW4A1", "DSP_WW4A1_1" ], [ "CLBLM_WW4A2", "DSP_WW4A2_1" ], [ "CLBLM_WW4A3", "DSP_WW4A3_1" ], [ "CLBLM_WW4B0", "DSP_WW4B0_1" ], [ "CLBLM_WW4B1", "DSP_WW4B1_1" ], [ "CLBLM_WW4B2", "DSP_WW4B2_1" ], [ "CLBLM_WW4B3", "DSP_WW4B3_1" ], [ "CLBLM_WW4C0", "DSP_WW4C0_1" ], [ "CLBLM_WW4C1", "DSP_WW4C1_1" ], [ "CLBLM_WW4C2", "DSP_WW4C2_1" ], [ "CLBLM_WW4C3", "DSP_WW4C3_1" ], [ "CLBLM_WW4END0", "DSP_WW4END0_1" ], [ "CLBLM_WW4END1", "DSP_WW4END1_1" ], [ "CLBLM_WW4END2", "DSP_WW4END2_1" ], [ "CLBLM_WW4END3", "DSP_WW4END3_1" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CLBLM_L", "DSP_R" ], "wire_pairs": [ [ "CLBLM_EE2A0", "DSP_EE2A0_2" ], [ "CLBLM_EE2A1", "DSP_EE2A1_2" ], [ "CLBLM_EE2A2", "DSP_EE2A2_2" ], [ "CLBLM_EE2A3", "DSP_EE2A3_2" ], [ "CLBLM_EE2BEG0", "DSP_EE2BEG0_2" ], [ "CLBLM_EE2BEG1", "DSP_EE2BEG1_2" ], [ "CLBLM_EE2BEG2", "DSP_EE2BEG2_2" ], [ "CLBLM_EE2BEG3", "DSP_EE2BEG3_2" ], [ "CLBLM_EE4A0", "DSP_EE4A0_2" ], [ "CLBLM_EE4A1", "DSP_EE4A1_2" ], [ "CLBLM_EE4A2", "DSP_EE4A2_2" ], [ "CLBLM_EE4A3", "DSP_EE4A3_2" ], [ "CLBLM_EE4B0", "DSP_EE4B0_2" ], [ "CLBLM_EE4B1", "DSP_EE4B1_2" ], [ "CLBLM_EE4B2", "DSP_EE4B2_2" ], [ "CLBLM_EE4B3", "DSP_EE4B3_2" ], [ "CLBLM_EE4BEG0", "DSP_EE4BEG0_2" ], [ "CLBLM_EE4BEG1", "DSP_EE4BEG1_2" ], [ "CLBLM_EE4BEG2", "DSP_EE4BEG2_2" ], [ "CLBLM_EE4BEG3", "DSP_EE4BEG3_2" ], [ "CLBLM_EE4C0", "DSP_EE4C0_2" ], [ "CLBLM_EE4C1", "DSP_EE4C1_2" ], [ "CLBLM_EE4C2", "DSP_EE4C2_2" ], [ "CLBLM_EE4C3", "DSP_EE4C3_2" ], [ "CLBLM_EL1BEG0", "DSP_EL1BEG0_2" ], [ "CLBLM_EL1BEG1", "DSP_EL1BEG1_2" ], [ "CLBLM_EL1BEG2", "DSP_EL1BEG2_2" ], [ "CLBLM_EL1BEG3", "DSP_EL1BEG3_2" ], [ "CLBLM_ER1BEG0", "DSP_ER1BEG0_2" ], [ "CLBLM_ER1BEG1", "DSP_ER1BEG1_2" ], [ "CLBLM_ER1BEG2", "DSP_ER1BEG2_2" ], [ "CLBLM_ER1BEG3", "DSP_ER1BEG3_2" ], [ "CLBLM_LH1", "DSP_LH1_2" ], [ "CLBLM_LH2", "DSP_LH2_2" ], [ "CLBLM_LH3", "DSP_LH3_2" ], [ "CLBLM_LH4", "DSP_LH4_2" ], [ "CLBLM_LH5", "DSP_LH5_2" ], [ "CLBLM_LH6", "DSP_LH6_2" ], [ "CLBLM_LH7", "DSP_LH7_2" ], [ "CLBLM_LH8", "DSP_LH8_2" ], [ "CLBLM_LH9", "DSP_LH9_2" ], [ "CLBLM_LH10", "DSP_LH10_2" ], [ "CLBLM_LH11", "DSP_LH11_2" ], [ "CLBLM_LH12", "DSP_LH12_2" ], [ "CLBLM_MONITOR_N", "DSP_MONITOR_N_2" ], [ "CLBLM_MONITOR_P", "DSP_MONITOR_P_2" ], [ "CLBLM_NE2A0", "DSP_NE2A0_2" ], [ "CLBLM_NE2A1", "DSP_NE2A1_2" ], [ "CLBLM_NE2A2", "DSP_NE2A2_2" ], [ "CLBLM_NE2A3", "DSP_NE2A3_2" ], [ "CLBLM_NE4BEG0", "DSP_NE4BEG0_2" ], [ "CLBLM_NE4BEG1", "DSP_NE4BEG1_2" ], [ "CLBLM_NE4BEG2", "DSP_NE4BEG2_2" ], [ "CLBLM_NE4BEG3", "DSP_NE4BEG3_2" ], [ "CLBLM_NE4C0", "DSP_NE4C0_2" ], [ "CLBLM_NE4C1", "DSP_NE4C1_2" ], [ "CLBLM_NE4C2", "DSP_NE4C2_2" ], [ "CLBLM_NE4C3", "DSP_NE4C3_2" ], [ "CLBLM_NW2A0", "DSP_NW2A0_2" ], [ "CLBLM_NW2A1", "DSP_NW2A1_2" ], [ "CLBLM_NW2A2", "DSP_NW2A2_2" ], [ "CLBLM_NW2A3", "DSP_NW2A3_2" ], [ "CLBLM_NW4A0", "DSP_NW4A0_2" ], [ "CLBLM_NW4A1", "DSP_NW4A1_2" ], [ "CLBLM_NW4A2", "DSP_NW4A2_2" ], [ "CLBLM_NW4A3", "DSP_NW4A3_2" ], [ "CLBLM_NW4END0", "DSP_NW4END0_2" ], [ "CLBLM_NW4END1", "DSP_NW4END1_2" ], [ "CLBLM_NW4END2", "DSP_NW4END2_2" ], [ "CLBLM_NW4END3", "DSP_NW4END3_2" ], [ "CLBLM_SE2A0", "DSP_SE2A0_2" ], [ "CLBLM_SE2A1", "DSP_SE2A1_2" ], [ "CLBLM_SE2A2", "DSP_SE2A2_2" ], [ "CLBLM_SE2A3", "DSP_SE2A3_2" ], [ "CLBLM_SE4BEG0", "DSP_SE4BEG0_2" ], [ "CLBLM_SE4BEG1", "DSP_SE4BEG1_2" ], [ "CLBLM_SE4BEG2", "DSP_SE4BEG2_2" ], [ "CLBLM_SE4BEG3", "DSP_SE4BEG3_2" ], [ "CLBLM_SE4C0", "DSP_SE4C0_2" ], [ "CLBLM_SE4C1", "DSP_SE4C1_2" ], [ "CLBLM_SE4C2", "DSP_SE4C2_2" ], [ "CLBLM_SE4C3", "DSP_SE4C3_2" ], [ "CLBLM_SW2A0", "DSP_SW2A0_2" ], [ "CLBLM_SW2A1", "DSP_SW2A1_2" ], [ "CLBLM_SW2A2", "DSP_SW2A2_2" ], [ "CLBLM_SW2A3", "DSP_SW2A3_2" ], [ "CLBLM_SW4A0", "DSP_SW4A0_2" ], [ "CLBLM_SW4A1", "DSP_SW4A1_2" ], [ "CLBLM_SW4A2", "DSP_SW4A2_2" ], [ "CLBLM_SW4A3", "DSP_SW4A3_2" ], [ "CLBLM_SW4END0", "DSP_SW4END0_2" ], [ "CLBLM_SW4END1", "DSP_SW4END1_2" ], [ "CLBLM_SW4END2", "DSP_SW4END2_2" ], [ "CLBLM_SW4END3", "DSP_SW4END3_2" ], [ "CLBLM_WL1END0", "DSP_WL1END0_2" ], [ "CLBLM_WL1END1", "DSP_WL1END1_2" ], [ "CLBLM_WL1END2", "DSP_WL1END2_2" ], [ "CLBLM_WL1END3", "DSP_WL1END3_2" ], [ "CLBLM_WR1END0", "DSP_WR1END0_2" ], [ "CLBLM_WR1END1", "DSP_WR1END1_2" ], [ "CLBLM_WR1END2", "DSP_WR1END2_2" ], [ "CLBLM_WR1END3", "DSP_WR1END3_2" ], [ "CLBLM_WW2A0", "DSP_WW2A0_2" ], [ "CLBLM_WW2A1", "DSP_WW2A1_2" ], [ "CLBLM_WW2A2", "DSP_WW2A2_2" ], [ "CLBLM_WW2A3", "DSP_WW2A3_2" ], [ "CLBLM_WW2END0", "DSP_WW2END0_2" ], [ "CLBLM_WW2END1", "DSP_WW2END1_2" ], [ "CLBLM_WW2END2", "DSP_WW2END2_2" ], [ "CLBLM_WW2END3", "DSP_WW2END3_2" ], [ "CLBLM_WW4A0", "DSP_WW4A0_2" ], [ "CLBLM_WW4A1", "DSP_WW4A1_2" ], [ "CLBLM_WW4A2", "DSP_WW4A2_2" ], [ "CLBLM_WW4A3", "DSP_WW4A3_2" ], [ "CLBLM_WW4B0", "DSP_WW4B0_2" ], [ "CLBLM_WW4B1", "DSP_WW4B1_2" ], [ "CLBLM_WW4B2", "DSP_WW4B2_2" ], [ "CLBLM_WW4B3", "DSP_WW4B3_2" ], [ "CLBLM_WW4C0", "DSP_WW4C0_2" ], [ "CLBLM_WW4C1", "DSP_WW4C1_2" ], [ "CLBLM_WW4C2", "DSP_WW4C2_2" ], [ "CLBLM_WW4C3", "DSP_WW4C3_2" ], [ "CLBLM_WW4END0", "DSP_WW4END0_2" ], [ "CLBLM_WW4END1", "DSP_WW4END1_2" ], [ "CLBLM_WW4END2", "DSP_WW4END2_2" ], [ "CLBLM_WW4END3", "DSP_WW4END3_2" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CLBLM_L", "DSP_R" ], "wire_pairs": [ [ "CLBLM_EE2A0", "DSP_EE2A0_3" ], [ "CLBLM_EE2A1", "DSP_EE2A1_3" ], [ "CLBLM_EE2A2", "DSP_EE2A2_3" ], [ "CLBLM_EE2A3", "DSP_EE2A3_3" ], [ "CLBLM_EE2BEG0", "DSP_EE2BEG0_3" ], [ "CLBLM_EE2BEG1", "DSP_EE2BEG1_3" ], [ "CLBLM_EE2BEG2", "DSP_EE2BEG2_3" ], [ "CLBLM_EE2BEG3", "DSP_EE2BEG3_3" ], [ "CLBLM_EE4A0", "DSP_EE4A0_3" ], [ "CLBLM_EE4A1", "DSP_EE4A1_3" ], [ "CLBLM_EE4A2", "DSP_EE4A2_3" ], [ "CLBLM_EE4A3", "DSP_EE4A3_3" ], [ "CLBLM_EE4B0", "DSP_EE4B0_3" ], [ "CLBLM_EE4B1", "DSP_EE4B1_3" ], [ "CLBLM_EE4B2", "DSP_EE4B2_3" ], [ "CLBLM_EE4B3", "DSP_EE4B3_3" ], [ "CLBLM_EE4BEG0", "DSP_EE4BEG0_3" ], [ "CLBLM_EE4BEG1", "DSP_EE4BEG1_3" ], [ "CLBLM_EE4BEG2", "DSP_EE4BEG2_3" ], [ "CLBLM_EE4BEG3", "DSP_EE4BEG3_3" ], [ "CLBLM_EE4C0", "DSP_EE4C0_3" ], [ "CLBLM_EE4C1", "DSP_EE4C1_3" ], [ "CLBLM_EE4C2", "DSP_EE4C2_3" ], [ "CLBLM_EE4C3", "DSP_EE4C3_3" ], [ "CLBLM_EL1BEG0", "DSP_EL1BEG0_3" ], [ "CLBLM_EL1BEG1", "DSP_EL1BEG1_3" ], [ "CLBLM_EL1BEG2", "DSP_EL1BEG2_3" ], [ "CLBLM_EL1BEG3", "DSP_EL1BEG3_3" ], [ "CLBLM_ER1BEG0", "DSP_ER1BEG0_3" ], [ "CLBLM_ER1BEG1", "DSP_ER1BEG1_3" ], [ "CLBLM_ER1BEG2", "DSP_ER1BEG2_3" ], [ "CLBLM_ER1BEG3", "DSP_ER1BEG3_3" ], [ "CLBLM_LH1", "DSP_LH1_3" ], [ "CLBLM_LH2", "DSP_LH2_3" ], [ "CLBLM_LH3", "DSP_LH3_3" ], [ "CLBLM_LH4", "DSP_LH4_3" ], [ "CLBLM_LH5", "DSP_LH5_3" ], [ "CLBLM_LH6", "DSP_LH6_3" ], [ "CLBLM_LH7", "DSP_LH7_3" ], [ "CLBLM_LH8", "DSP_LH8_3" ], [ "CLBLM_LH9", "DSP_LH9_3" ], [ "CLBLM_LH10", "DSP_LH10_3" ], [ "CLBLM_LH11", "DSP_LH11_3" ], [ "CLBLM_LH12", "DSP_LH12_3" ], [ "CLBLM_MONITOR_N", "DSP_MONITOR_N_3" ], [ "CLBLM_MONITOR_P", "DSP_MONITOR_P_3" ], [ "CLBLM_NE2A0", "DSP_NE2A0_3" ], [ "CLBLM_NE2A1", "DSP_NE2A1_3" ], [ "CLBLM_NE2A2", "DSP_NE2A2_3" ], [ "CLBLM_NE2A3", "DSP_NE2A3_3" ], [ "CLBLM_NE4BEG0", "DSP_NE4BEG0_3" ], [ "CLBLM_NE4BEG1", "DSP_NE4BEG1_3" ], [ "CLBLM_NE4BEG2", "DSP_NE4BEG2_3" ], [ "CLBLM_NE4BEG3", "DSP_NE4BEG3_3" ], [ "CLBLM_NE4C0", "DSP_NE4C0_3" ], [ "CLBLM_NE4C1", "DSP_NE4C1_3" ], [ "CLBLM_NE4C2", "DSP_NE4C2_3" ], [ "CLBLM_NE4C3", "DSP_NE4C3_3" ], [ "CLBLM_NW2A0", "DSP_NW2A0_3" ], [ "CLBLM_NW2A1", "DSP_NW2A1_3" ], [ "CLBLM_NW2A2", "DSP_NW2A2_3" ], [ "CLBLM_NW2A3", "DSP_NW2A3_3" ], [ "CLBLM_NW4A0", "DSP_NW4A0_3" ], [ "CLBLM_NW4A1", "DSP_NW4A1_3" ], [ "CLBLM_NW4A2", "DSP_NW4A2_3" ], [ "CLBLM_NW4A3", "DSP_NW4A3_3" ], [ "CLBLM_NW4END0", "DSP_NW4END0_3" ], [ "CLBLM_NW4END1", "DSP_NW4END1_3" ], [ "CLBLM_NW4END2", "DSP_NW4END2_3" ], [ "CLBLM_NW4END3", "DSP_NW4END3_3" ], [ "CLBLM_SE2A0", "DSP_SE2A0_3" ], [ "CLBLM_SE2A1", "DSP_SE2A1_3" ], [ "CLBLM_SE2A2", "DSP_SE2A2_3" ], [ "CLBLM_SE2A3", "DSP_SE2A3_3" ], [ "CLBLM_SE4BEG0", "DSP_SE4BEG0_3" ], [ "CLBLM_SE4BEG1", "DSP_SE4BEG1_3" ], [ "CLBLM_SE4BEG2", "DSP_SE4BEG2_3" ], [ "CLBLM_SE4BEG3", "DSP_SE4BEG3_3" ], [ "CLBLM_SE4C0", "DSP_SE4C0_3" ], [ "CLBLM_SE4C1", "DSP_SE4C1_3" ], [ "CLBLM_SE4C2", "DSP_SE4C2_3" ], [ "CLBLM_SE4C3", "DSP_SE4C3_3" ], [ "CLBLM_SW2A0", "DSP_SW2A0_3" ], [ "CLBLM_SW2A1", "DSP_SW2A1_3" ], [ "CLBLM_SW2A2", "DSP_SW2A2_3" ], [ "CLBLM_SW2A3", "DSP_SW2A3_3" ], [ "CLBLM_SW4A0", "DSP_SW4A0_3" ], [ "CLBLM_SW4A1", "DSP_SW4A1_3" ], [ "CLBLM_SW4A2", "DSP_SW4A2_3" ], [ "CLBLM_SW4A3", "DSP_SW4A3_3" ], [ "CLBLM_SW4END0", "DSP_SW4END0_3" ], [ "CLBLM_SW4END1", "DSP_SW4END1_3" ], [ "CLBLM_SW4END2", "DSP_SW4END2_3" ], [ "CLBLM_SW4END3", "DSP_SW4END3_3" ], [ "CLBLM_WL1END0", "DSP_WL1END0_3" ], [ "CLBLM_WL1END1", "DSP_WL1END1_3" ], [ "CLBLM_WL1END2", "DSP_WL1END2_3" ], [ "CLBLM_WL1END3", "DSP_WL1END3_3" ], [ "CLBLM_WR1END0", "DSP_WR1END0_3" ], [ "CLBLM_WR1END1", "DSP_WR1END1_3" ], [ "CLBLM_WR1END2", "DSP_WR1END2_3" ], [ "CLBLM_WR1END3", "DSP_WR1END3_3" ], [ "CLBLM_WW2A0", "DSP_WW2A0_3" ], [ "CLBLM_WW2A1", "DSP_WW2A1_3" ], [ "CLBLM_WW2A2", "DSP_WW2A2_3" ], [ "CLBLM_WW2A3", "DSP_WW2A3_3" ], [ "CLBLM_WW2END0", "DSP_WW2END0_3" ], [ "CLBLM_WW2END1", "DSP_WW2END1_3" ], [ "CLBLM_WW2END2", "DSP_WW2END2_3" ], [ "CLBLM_WW2END3", "DSP_WW2END3_3" ], [ "CLBLM_WW4A0", "DSP_WW4A0_3" ], [ "CLBLM_WW4A1", "DSP_WW4A1_3" ], [ "CLBLM_WW4A2", "DSP_WW4A2_3" ], [ "CLBLM_WW4A3", "DSP_WW4A3_3" ], [ "CLBLM_WW4B0", "DSP_WW4B0_3" ], [ "CLBLM_WW4B1", "DSP_WW4B1_3" ], [ "CLBLM_WW4B2", "DSP_WW4B2_3" ], [ "CLBLM_WW4B3", "DSP_WW4B3_3" ], [ "CLBLM_WW4C0", "DSP_WW4C0_3" ], [ "CLBLM_WW4C1", "DSP_WW4C1_3" ], [ "CLBLM_WW4C2", "DSP_WW4C2_3" ], [ "CLBLM_WW4C3", "DSP_WW4C3_3" ], [ "CLBLM_WW4END0", "DSP_WW4END0_3" ], [ "CLBLM_WW4END1", "DSP_WW4END1_3" ], [ "CLBLM_WW4END2", "DSP_WW4END2_3" ], [ "CLBLM_WW4END3", "DSP_WW4END3_3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CLBLM_L", "DSP_R" ], "wire_pairs": [ [ "CLBLM_EE2A0", "DSP_EE2A0_4" ], [ "CLBLM_EE2A1", "DSP_EE2A1_4" ], [ "CLBLM_EE2A2", "DSP_EE2A2_4" ], [ "CLBLM_EE2A3", "DSP_EE2A3_4" ], [ "CLBLM_EE2BEG0", "DSP_EE2BEG0_4" ], [ "CLBLM_EE2BEG1", "DSP_EE2BEG1_4" ], [ "CLBLM_EE2BEG2", "DSP_EE2BEG2_4" ], [ "CLBLM_EE2BEG3", "DSP_EE2BEG3_4" ], [ "CLBLM_EE4A0", "DSP_EE4A0_4" ], [ "CLBLM_EE4A1", "DSP_EE4A1_4" ], [ "CLBLM_EE4A2", "DSP_EE4A2_4" ], [ "CLBLM_EE4A3", "DSP_EE4A3_4" ], [ "CLBLM_EE4B0", "DSP_EE4B0_4" ], [ "CLBLM_EE4B1", "DSP_EE4B1_4" ], [ "CLBLM_EE4B2", "DSP_EE4B2_4" ], [ "CLBLM_EE4B3", "DSP_EE4B3_4" ], [ "CLBLM_EE4BEG0", "DSP_EE4BEG0_4" ], [ "CLBLM_EE4BEG1", "DSP_EE4BEG1_4" ], [ "CLBLM_EE4BEG2", "DSP_EE4BEG2_4" ], [ "CLBLM_EE4BEG3", "DSP_EE4BEG3_4" ], [ "CLBLM_EE4C0", "DSP_EE4C0_4" ], [ "CLBLM_EE4C1", "DSP_EE4C1_4" ], [ "CLBLM_EE4C2", "DSP_EE4C2_4" ], [ "CLBLM_EE4C3", "DSP_EE4C3_4" ], [ "CLBLM_EL1BEG0", "DSP_EL1BEG0_4" ], [ "CLBLM_EL1BEG1", "DSP_EL1BEG1_4" ], [ "CLBLM_EL1BEG2", "DSP_EL1BEG2_4" ], [ "CLBLM_EL1BEG3", "DSP_EL1BEG3_4" ], [ "CLBLM_ER1BEG0", "DSP_ER1BEG0_4" ], [ "CLBLM_ER1BEG1", "DSP_ER1BEG1_4" ], [ "CLBLM_ER1BEG2", "DSP_ER1BEG2_4" ], [ "CLBLM_ER1BEG3", "DSP_ER1BEG3_4" ], [ "CLBLM_LH1", "DSP_LH1_4" ], [ "CLBLM_LH2", "DSP_LH2_4" ], [ "CLBLM_LH3", "DSP_LH3_4" ], [ "CLBLM_LH4", "DSP_LH4_4" ], [ "CLBLM_LH5", "DSP_LH5_4" ], [ "CLBLM_LH6", "DSP_LH6_4" ], [ "CLBLM_LH7", "DSP_LH7_4" ], [ "CLBLM_LH8", "DSP_LH8_4" ], [ "CLBLM_LH9", "DSP_LH9_4" ], [ "CLBLM_LH10", "DSP_LH10_4" ], [ "CLBLM_LH11", "DSP_LH11_4" ], [ "CLBLM_LH12", "DSP_LH12_4" ], [ "CLBLM_MONITOR_N", "DSP_MONITOR_N_4" ], [ "CLBLM_MONITOR_P", "DSP_MONITOR_P_4" ], [ "CLBLM_NE2A0", "DSP_NE2A0_4" ], [ "CLBLM_NE2A1", "DSP_NE2A1_4" ], [ "CLBLM_NE2A2", "DSP_NE2A2_4" ], [ "CLBLM_NE2A3", "DSP_NE2A3_4" ], [ "CLBLM_NE4BEG0", "DSP_NE4BEG0_4" ], [ "CLBLM_NE4BEG1", "DSP_NE4BEG1_4" ], [ "CLBLM_NE4BEG2", "DSP_NE4BEG2_4" ], [ "CLBLM_NE4BEG3", "DSP_NE4BEG3_4" ], [ "CLBLM_NE4C0", "DSP_NE4C0_4" ], [ "CLBLM_NE4C1", "DSP_NE4C1_4" ], [ "CLBLM_NE4C2", "DSP_NE4C2_4" ], [ "CLBLM_NE4C3", "DSP_NE4C3_4" ], [ "CLBLM_NW2A0", "DSP_NW2A0_4" ], [ "CLBLM_NW2A1", "DSP_NW2A1_4" ], [ "CLBLM_NW2A2", "DSP_NW2A2_4" ], [ "CLBLM_NW2A3", "DSP_NW2A3_4" ], [ "CLBLM_NW4A0", "DSP_NW4A0_4" ], [ "CLBLM_NW4A1", "DSP_NW4A1_4" ], [ "CLBLM_NW4A2", "DSP_NW4A2_4" ], [ "CLBLM_NW4A3", "DSP_NW4A3_4" ], [ "CLBLM_NW4END0", "DSP_NW4END0_4" ], [ "CLBLM_NW4END1", "DSP_NW4END1_4" ], [ "CLBLM_NW4END2", "DSP_NW4END2_4" ], [ "CLBLM_NW4END3", "DSP_NW4END3_4" ], [ "CLBLM_SE2A0", "DSP_SE2A0_4" ], [ "CLBLM_SE2A1", "DSP_SE2A1_4" ], [ "CLBLM_SE2A2", "DSP_SE2A2_4" ], [ "CLBLM_SE2A3", "DSP_SE2A3_4" ], [ "CLBLM_SE4BEG0", "DSP_SE4BEG0_4" ], [ "CLBLM_SE4BEG1", "DSP_SE4BEG1_4" ], [ "CLBLM_SE4BEG2", "DSP_SE4BEG2_4" ], [ "CLBLM_SE4BEG3", "DSP_SE4BEG3_4" ], [ "CLBLM_SE4C0", "DSP_SE4C0_4" ], [ "CLBLM_SE4C1", "DSP_SE4C1_4" ], [ "CLBLM_SE4C2", "DSP_SE4C2_4" ], [ "CLBLM_SE4C3", "DSP_SE4C3_4" ], [ "CLBLM_SW2A0", "DSP_SW2A0_4" ], [ "CLBLM_SW2A1", "DSP_SW2A1_4" ], [ "CLBLM_SW2A2", "DSP_SW2A2_4" ], [ "CLBLM_SW2A3", "DSP_SW2A3_4" ], [ "CLBLM_SW4A0", "DSP_SW4A0_4" ], [ "CLBLM_SW4A1", "DSP_SW4A1_4" ], [ "CLBLM_SW4A2", "DSP_SW4A2_4" ], [ "CLBLM_SW4A3", "DSP_SW4A3_4" ], [ "CLBLM_SW4END0", "DSP_SW4END0_4" ], [ "CLBLM_SW4END1", "DSP_SW4END1_4" ], [ "CLBLM_SW4END2", "DSP_SW4END2_4" ], [ "CLBLM_SW4END3", "DSP_SW4END3_4" ], [ "CLBLM_WL1END0", "DSP_WL1END0_4" ], [ "CLBLM_WL1END1", "DSP_WL1END1_4" ], [ "CLBLM_WL1END2", "DSP_WL1END2_4" ], [ "CLBLM_WL1END3", "DSP_WL1END3_4" ], [ "CLBLM_WR1END0", "DSP_WR1END0_4" ], [ "CLBLM_WR1END1", "DSP_WR1END1_4" ], [ "CLBLM_WR1END2", "DSP_WR1END2_4" ], [ "CLBLM_WR1END3", "DSP_WR1END3_4" ], [ "CLBLM_WW2A0", "DSP_WW2A0_4" ], [ "CLBLM_WW2A1", "DSP_WW2A1_4" ], [ "CLBLM_WW2A2", "DSP_WW2A2_4" ], [ "CLBLM_WW2A3", "DSP_WW2A3_4" ], [ "CLBLM_WW2END0", "DSP_WW2END0_4" ], [ "CLBLM_WW2END1", "DSP_WW2END1_4" ], [ "CLBLM_WW2END2", "DSP_WW2END2_4" ], [ "CLBLM_WW2END3", "DSP_WW2END3_4" ], [ "CLBLM_WW4A0", "DSP_WW4A0_4" ], [ "CLBLM_WW4A1", "DSP_WW4A1_4" ], [ "CLBLM_WW4A2", "DSP_WW4A2_4" ], [ "CLBLM_WW4A3", "DSP_WW4A3_4" ], [ "CLBLM_WW4B0", "DSP_WW4B0_4" ], [ "CLBLM_WW4B1", "DSP_WW4B1_4" ], [ "CLBLM_WW4B2", "DSP_WW4B2_4" ], [ "CLBLM_WW4B3", "DSP_WW4B3_4" ], [ "CLBLM_WW4C0", "DSP_WW4C0_4" ], [ "CLBLM_WW4C1", "DSP_WW4C1_4" ], [ "CLBLM_WW4C2", "DSP_WW4C2_4" ], [ "CLBLM_WW4C3", "DSP_WW4C3_4" ], [ "CLBLM_WW4END0", "DSP_WW4END0_4" ], [ "CLBLM_WW4END1", "DSP_WW4END1_4" ], [ "CLBLM_WW4END2", "DSP_WW4END2_4" ], [ "CLBLM_WW4END3", "DSP_WW4END3_4" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLBLM_L", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLM_L_COUT_N", "HCLK_CLB_COUT1_L" ], [ "CLBLM_M_COUT_N", "HCLK_CLB_COUT0_L" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLM_L", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLM_L_CIN", "HCLK_CLB_COUT1_L" ], [ "CLBLM_M_CIN", "HCLK_CLB_COUT0_L" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLBLM_L", "INT_L" ], "wire_pairs": [ [ "CLBLM_BYP0", "BYP_L0" ], [ "CLBLM_BYP1", "BYP_L1" ], [ "CLBLM_BYP2", "BYP_L2" ], [ "CLBLM_BYP3", "BYP_L3" ], [ "CLBLM_BYP4", "BYP_L4" ], [ "CLBLM_BYP5", "BYP_L5" ], [ "CLBLM_BYP6", "BYP_L6" ], [ "CLBLM_BYP7", "BYP_L7" ], [ "CLBLM_CLK0", "CLK_L0" ], [ "CLBLM_CLK1", "CLK_L1" ], [ "CLBLM_CTRL0", "CTRL_L0" ], [ "CLBLM_CTRL1", "CTRL_L1" ], [ "CLBLM_EE2A0", "EE2END0" ], [ "CLBLM_EE2A1", "EE2END1" ], [ "CLBLM_EE2A2", "EE2END2" ], [ "CLBLM_EE2A3", "EE2END3" ], [ "CLBLM_EE2BEG0", "EE2A0" ], [ "CLBLM_EE2BEG1", "EE2A1" ], [ "CLBLM_EE2BEG2", "EE2A2" ], [ "CLBLM_EE2BEG3", "EE2A3" ], [ "CLBLM_EE4A0", "EE4B0" ], [ "CLBLM_EE4A1", "EE4B1" ], [ "CLBLM_EE4A2", "EE4B2" ], [ "CLBLM_EE4A3", "EE4B3" ], [ "CLBLM_EE4B0", "EE4C0" ], [ "CLBLM_EE4B1", "EE4C1" ], [ "CLBLM_EE4B2", "EE4C2" ], [ "CLBLM_EE4B3", "EE4C3" ], [ "CLBLM_EE4BEG0", "EE4A0" ], [ "CLBLM_EE4BEG1", "EE4A1" ], [ "CLBLM_EE4BEG2", "EE4A2" ], [ "CLBLM_EE4BEG3", "EE4A3" ], [ "CLBLM_EE4C0", "EE4END0" ], [ "CLBLM_EE4C1", "EE4END1" ], [ "CLBLM_EE4C2", "EE4END2" ], [ "CLBLM_EE4C3", "EE4END3" ], [ "CLBLM_EL1BEG0", "EL1END0" ], [ "CLBLM_EL1BEG1", "EL1END1" ], [ "CLBLM_EL1BEG2", "EL1END2" ], [ "CLBLM_EL1BEG3", "EL1END3" ], [ "CLBLM_ER1BEG0", "ER1END0" ], [ "CLBLM_ER1BEG1", "ER1END1" ], [ "CLBLM_ER1BEG2", "ER1END2" ], [ "CLBLM_ER1BEG3", "ER1END3" ], [ "CLBLM_FAN0", "FAN_L0" ], [ "CLBLM_FAN1", "FAN_L1" ], [ "CLBLM_FAN2", "FAN_L2" ], [ "CLBLM_FAN3", "FAN_L3" ], [ "CLBLM_FAN4", "FAN_L4" ], [ "CLBLM_FAN5", "FAN_L5" ], [ "CLBLM_FAN6", "FAN_L6" ], [ "CLBLM_FAN7", "FAN_L7" ], [ "CLBLM_IMUX0", "IMUX_L0" ], [ "CLBLM_IMUX1", "IMUX_L1" ], [ "CLBLM_IMUX2", "IMUX_L2" ], [ "CLBLM_IMUX3", "IMUX_L3" ], [ "CLBLM_IMUX4", "IMUX_L4" ], [ "CLBLM_IMUX5", "IMUX_L5" ], [ "CLBLM_IMUX6", "IMUX_L6" ], [ "CLBLM_IMUX7", "IMUX_L7" ], [ "CLBLM_IMUX8", "IMUX_L8" ], [ "CLBLM_IMUX9", "IMUX_L9" ], [ "CLBLM_IMUX10", "IMUX_L10" ], [ "CLBLM_IMUX11", "IMUX_L11" ], [ "CLBLM_IMUX12", "IMUX_L12" ], [ "CLBLM_IMUX13", "IMUX_L13" ], [ "CLBLM_IMUX14", "IMUX_L14" ], [ "CLBLM_IMUX15", "IMUX_L15" ], [ "CLBLM_IMUX16", "IMUX_L16" ], [ "CLBLM_IMUX17", "IMUX_L17" ], [ "CLBLM_IMUX18", "IMUX_L18" ], [ "CLBLM_IMUX19", "IMUX_L19" ], [ "CLBLM_IMUX20", "IMUX_L20" ], [ "CLBLM_IMUX21", "IMUX_L21" ], [ "CLBLM_IMUX22", "IMUX_L22" ], [ "CLBLM_IMUX23", "IMUX_L23" ], [ "CLBLM_IMUX24", "IMUX_L24" ], [ "CLBLM_IMUX25", "IMUX_L25" ], [ "CLBLM_IMUX26", "IMUX_L26" ], [ "CLBLM_IMUX27", "IMUX_L27" ], [ "CLBLM_IMUX28", "IMUX_L28" ], [ "CLBLM_IMUX29", "IMUX_L29" ], [ "CLBLM_IMUX30", "IMUX_L30" ], [ "CLBLM_IMUX31", "IMUX_L31" ], [ "CLBLM_IMUX32", "IMUX_L32" ], [ "CLBLM_IMUX33", "IMUX_L33" ], [ "CLBLM_IMUX34", "IMUX_L34" ], [ "CLBLM_IMUX35", "IMUX_L35" ], [ "CLBLM_IMUX36", "IMUX_L36" ], [ "CLBLM_IMUX37", "IMUX_L37" ], [ "CLBLM_IMUX38", "IMUX_L38" ], [ "CLBLM_IMUX39", "IMUX_L39" ], [ "CLBLM_IMUX40", "IMUX_L40" ], [ "CLBLM_IMUX41", "IMUX_L41" ], [ "CLBLM_IMUX42", "IMUX_L42" ], [ "CLBLM_IMUX43", "IMUX_L43" ], [ "CLBLM_IMUX44", "IMUX_L44" ], [ "CLBLM_IMUX45", "IMUX_L45" ], [ "CLBLM_IMUX46", "IMUX_L46" ], [ "CLBLM_IMUX47", "IMUX_L47" ], [ "CLBLM_LH1", "LH0" ], [ "CLBLM_LH2", "LH1" ], [ "CLBLM_LH3", "LH2" ], [ "CLBLM_LH4", "LH3" ], [ "CLBLM_LH5", "LH4" ], [ "CLBLM_LH6", "LH5" ], [ "CLBLM_LH7", "LH6" ], [ "CLBLM_LH8", "LH7" ], [ "CLBLM_LH9", "LH8" ], [ "CLBLM_LH10", "LH9" ], [ "CLBLM_LH11", "LH10" ], [ "CLBLM_LH12", "LH11" ], [ "CLBLM_LOGIC_OUTS0", "LOGIC_OUTS_L0" ], [ "CLBLM_LOGIC_OUTS1", "LOGIC_OUTS_L1" ], [ "CLBLM_LOGIC_OUTS2", "LOGIC_OUTS_L2" ], [ "CLBLM_LOGIC_OUTS3", "LOGIC_OUTS_L3" ], [ "CLBLM_LOGIC_OUTS4", "LOGIC_OUTS_L4" ], [ "CLBLM_LOGIC_OUTS5", "LOGIC_OUTS_L5" ], [ "CLBLM_LOGIC_OUTS6", "LOGIC_OUTS_L6" ], [ "CLBLM_LOGIC_OUTS7", "LOGIC_OUTS_L7" ], [ "CLBLM_LOGIC_OUTS8", "LOGIC_OUTS_L8" ], [ "CLBLM_LOGIC_OUTS9", "LOGIC_OUTS_L9" ], [ "CLBLM_LOGIC_OUTS10", "LOGIC_OUTS_L10" ], [ "CLBLM_LOGIC_OUTS11", "LOGIC_OUTS_L11" ], [ "CLBLM_LOGIC_OUTS12", "LOGIC_OUTS_L12" ], [ "CLBLM_LOGIC_OUTS13", "LOGIC_OUTS_L13" ], [ "CLBLM_LOGIC_OUTS14", "LOGIC_OUTS_L14" ], [ "CLBLM_LOGIC_OUTS15", "LOGIC_OUTS_L15" ], [ "CLBLM_LOGIC_OUTS16", "LOGIC_OUTS_L16" ], [ "CLBLM_LOGIC_OUTS17", "LOGIC_OUTS_L17" ], [ "CLBLM_LOGIC_OUTS18", "LOGIC_OUTS_L18" ], [ "CLBLM_LOGIC_OUTS19", "LOGIC_OUTS_L19" ], [ "CLBLM_LOGIC_OUTS20", "LOGIC_OUTS_L20" ], [ "CLBLM_LOGIC_OUTS21", "LOGIC_OUTS_L21" ], [ "CLBLM_LOGIC_OUTS22", "LOGIC_OUTS_L22" ], [ "CLBLM_LOGIC_OUTS23", "LOGIC_OUTS_L23" ], [ "CLBLM_MONITOR_N", "MONITOR_N" ], [ "CLBLM_MONITOR_P", "MONITOR_P" ], [ "CLBLM_NE2A0", "NE2END0" ], [ "CLBLM_NE2A1", "NE2END1" ], [ "CLBLM_NE2A2", "NE2END2" ], [ "CLBLM_NE2A3", "NE2END3" ], [ "CLBLM_NE4BEG0", "NE6A0" ], [ "CLBLM_NE4BEG1", "NE6A1" ], [ "CLBLM_NE4BEG2", "NE6A2" ], [ "CLBLM_NE4BEG3", "NE6A3" ], [ "CLBLM_NE4C0", "NE6END0" ], [ "CLBLM_NE4C1", "NE6END1" ], [ "CLBLM_NE4C2", "NE6END2" ], [ "CLBLM_NE4C3", "NE6END3" ], [ "CLBLM_NW2A0", "NW2A0" ], [ "CLBLM_NW2A1", "NW2A1" ], [ "CLBLM_NW2A2", "NW2A2" ], [ "CLBLM_NW2A3", "NW2A3" ], [ "CLBLM_NW4A0", "NW6BEG0" ], [ "CLBLM_NW4A1", "NW6BEG1" ], [ "CLBLM_NW4A2", "NW6BEG2" ], [ "CLBLM_NW4A3", "NW6BEG3" ], [ "CLBLM_NW4END0", "NW6E0" ], [ "CLBLM_NW4END1", "NW6E1" ], [ "CLBLM_NW4END2", "NW6E2" ], [ "CLBLM_NW4END3", "NW6E3" ], [ "CLBLM_SE2A0", "SE2END0" ], [ "CLBLM_SE2A1", "SE2END1" ], [ "CLBLM_SE2A2", "SE2END2" ], [ "CLBLM_SE2A3", "SE2END3" ], [ "CLBLM_SE4BEG0", "SE6A0" ], [ "CLBLM_SE4BEG1", "SE6A1" ], [ "CLBLM_SE4BEG2", "SE6A2" ], [ "CLBLM_SE4BEG3", "SE6A3" ], [ "CLBLM_SE4C0", "SE6END0" ], [ "CLBLM_SE4C1", "SE6END1" ], [ "CLBLM_SE4C2", "SE6END2" ], [ "CLBLM_SE4C3", "SE6END3" ], [ "CLBLM_SW2A0", "SW2A0" ], [ "CLBLM_SW2A1", "SW2A1" ], [ "CLBLM_SW2A2", "SW2A2" ], [ "CLBLM_SW2A3", "SW2A3" ], [ "CLBLM_SW4A0", "SW6BEG0" ], [ "CLBLM_SW4A1", "SW6BEG1" ], [ "CLBLM_SW4A2", "SW6BEG2" ], [ "CLBLM_SW4A3", "SW6BEG3" ], [ "CLBLM_SW4END0", "SW6E0" ], [ "CLBLM_SW4END1", "SW6E1" ], [ "CLBLM_SW4END2", "SW6E2" ], [ "CLBLM_SW4END3", "SW6E3" ], [ "CLBLM_WL1END0", "WL1BEG0" ], [ "CLBLM_WL1END1", "WL1BEG1" ], [ "CLBLM_WL1END2", "WL1BEG2" ], [ "CLBLM_WL1END3", "WL1BEG3" ], [ "CLBLM_WR1END0", "WR1BEG0" ], [ "CLBLM_WR1END1", "WR1BEG1" ], [ "CLBLM_WR1END2", "WR1BEG2" ], [ "CLBLM_WR1END3", "WR1BEG3" ], [ "CLBLM_WW2A0", "WW2BEG0" ], [ "CLBLM_WW2A1", "WW2BEG1" ], [ "CLBLM_WW2A2", "WW2BEG2" ], [ "CLBLM_WW2A3", "WW2BEG3" ], [ "CLBLM_WW2END0", "WW2A0" ], [ "CLBLM_WW2END1", "WW2A1" ], [ "CLBLM_WW2END2", "WW2A2" ], [ "CLBLM_WW2END3", "WW2A3" ], [ "CLBLM_WW4A0", "WW4BEG0" ], [ "CLBLM_WW4A1", "WW4BEG1" ], [ "CLBLM_WW4A2", "WW4BEG2" ], [ "CLBLM_WW4A3", "WW4BEG3" ], [ "CLBLM_WW4B0", "WW4A0" ], [ "CLBLM_WW4B1", "WW4A1" ], [ "CLBLM_WW4B2", "WW4A2" ], [ "CLBLM_WW4B3", "WW4A3" ], [ "CLBLM_WW4C0", "WW4B0" ], [ "CLBLM_WW4C1", "WW4B1" ], [ "CLBLM_WW4C2", "WW4B2" ], [ "CLBLM_WW4C3", "WW4B3" ], [ "CLBLM_WW4END0", "WW4C0" ], [ "CLBLM_WW4END1", "WW4C1" ], [ "CLBLM_WW4END2", "WW4C2" ], [ "CLBLM_WW4END3", "WW4C3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLM_L", "VBRK" ], "wire_pairs": [ [ "CLBLM_EE2A0", "VBRK_EE2A0" ], [ "CLBLM_EE2A1", "VBRK_EE2A1" ], [ "CLBLM_EE2A2", "VBRK_EE2A2" ], [ "CLBLM_EE2A3", "VBRK_EE2A3" ], [ "CLBLM_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLBLM_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLBLM_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLBLM_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLBLM_EE4A0", "VBRK_EE4A0" ], [ "CLBLM_EE4A1", "VBRK_EE4A1" ], [ "CLBLM_EE4A2", "VBRK_EE4A2" ], [ "CLBLM_EE4A3", "VBRK_EE4A3" ], [ "CLBLM_EE4B0", "VBRK_EE4B0" ], [ "CLBLM_EE4B1", "VBRK_EE4B1" ], [ "CLBLM_EE4B2", "VBRK_EE4B2" ], [ "CLBLM_EE4B3", "VBRK_EE4B3" ], [ "CLBLM_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLBLM_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLBLM_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLBLM_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLBLM_EE4C0", "VBRK_EE4C0" ], [ "CLBLM_EE4C1", "VBRK_EE4C1" ], [ "CLBLM_EE4C2", "VBRK_EE4C2" ], [ "CLBLM_EE4C3", "VBRK_EE4C3" ], [ "CLBLM_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLBLM_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLBLM_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLBLM_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLBLM_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLBLM_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLBLM_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLBLM_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLBLM_LH1", "VBRK_LH1" ], [ "CLBLM_LH2", "VBRK_LH2" ], [ "CLBLM_LH3", "VBRK_LH3" ], [ "CLBLM_LH4", "VBRK_LH4" ], [ "CLBLM_LH5", "VBRK_LH5" ], [ "CLBLM_LH6", "VBRK_LH6" ], [ "CLBLM_LH7", "VBRK_LH7" ], [ "CLBLM_LH8", "VBRK_LH8" ], [ "CLBLM_LH9", "VBRK_LH9" ], [ "CLBLM_LH10", "VBRK_LH10" ], [ "CLBLM_LH11", "VBRK_LH11" ], [ "CLBLM_LH12", "VBRK_LH12" ], [ "CLBLM_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLBLM_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLBLM_NE2A0", "VBRK_NE2A0" ], [ "CLBLM_NE2A1", "VBRK_NE2A1" ], [ "CLBLM_NE2A2", "VBRK_NE2A2" ], [ "CLBLM_NE2A3", "VBRK_NE2A3" ], [ "CLBLM_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLBLM_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLBLM_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLBLM_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLBLM_NE4C0", "VBRK_NE4C0" ], [ "CLBLM_NE4C1", "VBRK_NE4C1" ], [ "CLBLM_NE4C2", "VBRK_NE4C2" ], [ "CLBLM_NE4C3", "VBRK_NE4C3" ], [ "CLBLM_NW2A0", "VBRK_NW2A0" ], [ "CLBLM_NW2A1", "VBRK_NW2A1" ], [ "CLBLM_NW2A2", "VBRK_NW2A2" ], [ "CLBLM_NW2A3", "VBRK_NW2A3" ], [ "CLBLM_NW4A0", "VBRK_NW4A0" ], [ "CLBLM_NW4A1", "VBRK_NW4A1" ], [ "CLBLM_NW4A2", "VBRK_NW4A2" ], [ "CLBLM_NW4A3", "VBRK_NW4A3" ], [ "CLBLM_NW4END0", "VBRK_NW4END0" ], [ "CLBLM_NW4END1", "VBRK_NW4END1" ], [ "CLBLM_NW4END2", "VBRK_NW4END2" ], [ "CLBLM_NW4END3", "VBRK_NW4END3" ], [ "CLBLM_SE2A0", "VBRK_SE2A0" ], [ "CLBLM_SE2A1", "VBRK_SE2A1" ], [ "CLBLM_SE2A2", "VBRK_SE2A2" ], [ "CLBLM_SE2A3", "VBRK_SE2A3" ], [ "CLBLM_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLBLM_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLBLM_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLBLM_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLBLM_SE4C0", "VBRK_SE4C0" ], [ "CLBLM_SE4C1", "VBRK_SE4C1" ], [ "CLBLM_SE4C2", "VBRK_SE4C2" ], [ "CLBLM_SE4C3", "VBRK_SE4C3" ], [ "CLBLM_SW2A0", "VBRK_SW2A0" ], [ "CLBLM_SW2A1", "VBRK_SW2A1" ], [ "CLBLM_SW2A2", "VBRK_SW2A2" ], [ "CLBLM_SW2A3", "VBRK_SW2A3" ], [ "CLBLM_SW4A0", "VBRK_SW4A0" ], [ "CLBLM_SW4A1", "VBRK_SW4A1" ], [ "CLBLM_SW4A2", "VBRK_SW4A2" ], [ "CLBLM_SW4A3", "VBRK_SW4A3" ], [ "CLBLM_SW4END0", "VBRK_SW4END0" ], [ "CLBLM_SW4END1", "VBRK_SW4END1" ], [ "CLBLM_SW4END2", "VBRK_SW4END2" ], [ "CLBLM_SW4END3", "VBRK_SW4END3" ], [ "CLBLM_WL1END0", "VBRK_WL1END0" ], [ "CLBLM_WL1END1", "VBRK_WL1END1" ], [ "CLBLM_WL1END2", "VBRK_WL1END2" ], [ "CLBLM_WL1END3", "VBRK_WL1END3" ], [ "CLBLM_WR1END0", "VBRK_WR1END0" ], [ "CLBLM_WR1END1", "VBRK_WR1END1" ], [ "CLBLM_WR1END2", "VBRK_WR1END2" ], [ "CLBLM_WR1END3", "VBRK_WR1END3" ], [ "CLBLM_WW2A0", "VBRK_WW2A0" ], [ "CLBLM_WW2A1", "VBRK_WW2A1" ], [ "CLBLM_WW2A2", "VBRK_WW2A2" ], [ "CLBLM_WW2A3", "VBRK_WW2A3" ], [ "CLBLM_WW2END0", "VBRK_WW2END0" ], [ "CLBLM_WW2END1", "VBRK_WW2END1" ], [ "CLBLM_WW2END2", "VBRK_WW2END2" ], [ "CLBLM_WW2END3", "VBRK_WW2END3" ], [ "CLBLM_WW4A0", "VBRK_WW4A0" ], [ "CLBLM_WW4A1", "VBRK_WW4A1" ], [ "CLBLM_WW4A2", "VBRK_WW4A2" ], [ "CLBLM_WW4A3", "VBRK_WW4A3" ], [ "CLBLM_WW4B0", "VBRK_WW4B0" ], [ "CLBLM_WW4B1", "VBRK_WW4B1" ], [ "CLBLM_WW4B2", "VBRK_WW4B2" ], [ "CLBLM_WW4B3", "VBRK_WW4B3" ], [ "CLBLM_WW4C0", "VBRK_WW4C0" ], [ "CLBLM_WW4C1", "VBRK_WW4C1" ], [ "CLBLM_WW4C2", "VBRK_WW4C2" ], [ "CLBLM_WW4C3", "VBRK_WW4C3" ], [ "CLBLM_WW4END0", "VBRK_WW4END0" ], [ "CLBLM_WW4END1", "VBRK_WW4END1" ], [ "CLBLM_WW4END2", "VBRK_WW4END2" ], [ "CLBLM_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLM_R", "CLBLM_R" ], "wire_pairs": [ [ "CLBLM_L_CIN", "CLBLM_L_COUT_N" ], [ "CLBLM_M_CIN", "CLBLM_M_COUT_N" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLBLM_R", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLM_L_COUT_N", "HCLK_CLB_COUT0_R" ], [ "CLBLM_M_COUT_N", "HCLK_CLB_COUT1_R" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLBLM_R", "HCLK_CLB" ], "wire_pairs": [ [ "CLBLM_L_CIN", "HCLK_CLB_COUT0_R" ], [ "CLBLM_M_CIN", "HCLK_CLB_COUT1_R" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLBLM_R", "INT_R" ], "wire_pairs": [ [ "CLBLM_BYP0", "BYP0" ], [ "CLBLM_BYP1", "BYP1" ], [ "CLBLM_BYP2", "BYP2" ], [ "CLBLM_BYP3", "BYP3" ], [ "CLBLM_BYP4", "BYP4" ], [ "CLBLM_BYP5", "BYP5" ], [ "CLBLM_BYP6", "BYP6" ], [ "CLBLM_BYP7", "BYP7" ], [ "CLBLM_CLK0", "CLK0" ], [ "CLBLM_CLK1", "CLK1" ], [ "CLBLM_CTRL0", "CTRL0" ], [ "CLBLM_CTRL1", "CTRL1" ], [ "CLBLM_EE2A0", "EE2A0" ], [ "CLBLM_EE2A1", "EE2A1" ], [ "CLBLM_EE2A2", "EE2A2" ], [ "CLBLM_EE2A3", "EE2A3" ], [ "CLBLM_EE2BEG0", "EE2BEG0" ], [ "CLBLM_EE2BEG1", "EE2BEG1" ], [ "CLBLM_EE2BEG2", "EE2BEG2" ], [ "CLBLM_EE2BEG3", "EE2BEG3" ], [ "CLBLM_EE4A0", "EE4A0" ], [ "CLBLM_EE4A1", "EE4A1" ], [ "CLBLM_EE4A2", "EE4A2" ], [ "CLBLM_EE4A3", "EE4A3" ], [ "CLBLM_EE4B0", "EE4B0" ], [ "CLBLM_EE4B1", "EE4B1" ], [ "CLBLM_EE4B2", "EE4B2" ], [ "CLBLM_EE4B3", "EE4B3" ], [ "CLBLM_EE4BEG0", "EE4BEG0" ], [ "CLBLM_EE4BEG1", "EE4BEG1" ], [ "CLBLM_EE4BEG2", "EE4BEG2" ], [ "CLBLM_EE4BEG3", "EE4BEG3" ], [ "CLBLM_EE4C0", "EE4C0" ], [ "CLBLM_EE4C1", "EE4C1" ], [ "CLBLM_EE4C2", "EE4C2" ], [ "CLBLM_EE4C3", "EE4C3" ], [ "CLBLM_EL1BEG0", "EL1BEG0" ], [ "CLBLM_EL1BEG1", "EL1BEG1" ], [ "CLBLM_EL1BEG2", "EL1BEG2" ], [ "CLBLM_EL1BEG3", "EL1BEG3" ], [ "CLBLM_ER1BEG0", "ER1BEG0" ], [ "CLBLM_ER1BEG1", "ER1BEG1" ], [ "CLBLM_ER1BEG2", "ER1BEG2" ], [ "CLBLM_ER1BEG3", "ER1BEG3" ], [ "CLBLM_FAN0", "FAN0" ], [ "CLBLM_FAN1", "FAN1" ], [ "CLBLM_FAN2", "FAN2" ], [ "CLBLM_FAN3", "FAN3" ], [ "CLBLM_FAN4", "FAN4" ], [ "CLBLM_FAN5", "FAN5" ], [ "CLBLM_FAN6", "FAN6" ], [ "CLBLM_FAN7", "FAN7" ], [ "CLBLM_IMUX0", "IMUX0" ], [ "CLBLM_IMUX1", "IMUX1" ], [ "CLBLM_IMUX2", "IMUX2" ], [ "CLBLM_IMUX3", "IMUX3" ], [ "CLBLM_IMUX4", "IMUX4" ], [ "CLBLM_IMUX5", "IMUX5" ], [ "CLBLM_IMUX6", "IMUX6" ], [ "CLBLM_IMUX7", "IMUX7" ], [ "CLBLM_IMUX8", "IMUX8" ], [ "CLBLM_IMUX9", "IMUX9" ], [ "CLBLM_IMUX10", "IMUX10" ], [ "CLBLM_IMUX11", "IMUX11" ], [ "CLBLM_IMUX12", "IMUX12" ], [ "CLBLM_IMUX13", "IMUX13" ], [ "CLBLM_IMUX14", "IMUX14" ], [ "CLBLM_IMUX15", "IMUX15" ], [ "CLBLM_IMUX16", "IMUX16" ], [ "CLBLM_IMUX17", "IMUX17" ], [ "CLBLM_IMUX18", "IMUX18" ], [ "CLBLM_IMUX19", "IMUX19" ], [ "CLBLM_IMUX20", "IMUX20" ], [ "CLBLM_IMUX21", "IMUX21" ], [ "CLBLM_IMUX22", "IMUX22" ], [ "CLBLM_IMUX23", "IMUX23" ], [ "CLBLM_IMUX24", "IMUX24" ], [ "CLBLM_IMUX25", "IMUX25" ], [ "CLBLM_IMUX26", "IMUX26" ], [ "CLBLM_IMUX27", "IMUX27" ], [ "CLBLM_IMUX28", "IMUX28" ], [ "CLBLM_IMUX29", "IMUX29" ], [ "CLBLM_IMUX30", "IMUX30" ], [ "CLBLM_IMUX31", "IMUX31" ], [ "CLBLM_IMUX32", "IMUX32" ], [ "CLBLM_IMUX33", "IMUX33" ], [ "CLBLM_IMUX34", "IMUX34" ], [ "CLBLM_IMUX35", "IMUX35" ], [ "CLBLM_IMUX36", "IMUX36" ], [ "CLBLM_IMUX37", "IMUX37" ], [ "CLBLM_IMUX38", "IMUX38" ], [ "CLBLM_IMUX39", "IMUX39" ], [ "CLBLM_IMUX40", "IMUX40" ], [ "CLBLM_IMUX41", "IMUX41" ], [ "CLBLM_IMUX42", "IMUX42" ], [ "CLBLM_IMUX43", "IMUX43" ], [ "CLBLM_IMUX44", "IMUX44" ], [ "CLBLM_IMUX45", "IMUX45" ], [ "CLBLM_IMUX46", "IMUX46" ], [ "CLBLM_IMUX47", "IMUX47" ], [ "CLBLM_LH1", "LH1" ], [ "CLBLM_LH2", "LH2" ], [ "CLBLM_LH3", "LH3" ], [ "CLBLM_LH4", "LH4" ], [ "CLBLM_LH5", "LH5" ], [ "CLBLM_LH6", "LH6" ], [ "CLBLM_LH7", "LH7" ], [ "CLBLM_LH8", "LH8" ], [ "CLBLM_LH9", "LH9" ], [ "CLBLM_LH10", "LH10" ], [ "CLBLM_LH11", "LH11" ], [ "CLBLM_LH12", "LH12" ], [ "CLBLM_LOGIC_OUTS0", "LOGIC_OUTS0" ], [ "CLBLM_LOGIC_OUTS1", "LOGIC_OUTS1" ], [ "CLBLM_LOGIC_OUTS2", "LOGIC_OUTS2" ], [ "CLBLM_LOGIC_OUTS3", "LOGIC_OUTS3" ], [ "CLBLM_LOGIC_OUTS4", "LOGIC_OUTS4" ], [ "CLBLM_LOGIC_OUTS5", "LOGIC_OUTS5" ], [ "CLBLM_LOGIC_OUTS6", "LOGIC_OUTS6" ], [ "CLBLM_LOGIC_OUTS7", "LOGIC_OUTS7" ], [ "CLBLM_LOGIC_OUTS8", "LOGIC_OUTS8" ], [ "CLBLM_LOGIC_OUTS9", "LOGIC_OUTS9" ], [ "CLBLM_LOGIC_OUTS10", "LOGIC_OUTS10" ], [ "CLBLM_LOGIC_OUTS11", "LOGIC_OUTS11" ], [ "CLBLM_LOGIC_OUTS12", "LOGIC_OUTS12" ], [ "CLBLM_LOGIC_OUTS13", "LOGIC_OUTS13" ], [ "CLBLM_LOGIC_OUTS14", "LOGIC_OUTS14" ], [ "CLBLM_LOGIC_OUTS15", "LOGIC_OUTS15" ], [ "CLBLM_LOGIC_OUTS16", "LOGIC_OUTS16" ], [ "CLBLM_LOGIC_OUTS17", "LOGIC_OUTS17" ], [ "CLBLM_LOGIC_OUTS18", "LOGIC_OUTS18" ], [ "CLBLM_LOGIC_OUTS19", "LOGIC_OUTS19" ], [ "CLBLM_LOGIC_OUTS20", "LOGIC_OUTS20" ], [ "CLBLM_LOGIC_OUTS21", "LOGIC_OUTS21" ], [ "CLBLM_LOGIC_OUTS22", "LOGIC_OUTS22" ], [ "CLBLM_LOGIC_OUTS23", "LOGIC_OUTS23" ], [ "CLBLM_MONITOR_N", "MONITOR_N" ], [ "CLBLM_MONITOR_P", "MONITOR_P" ], [ "CLBLM_NE2A0", "NE2A0" ], [ "CLBLM_NE2A1", "NE2A1" ], [ "CLBLM_NE2A2", "NE2A2" ], [ "CLBLM_NE2A3", "NE2A3" ], [ "CLBLM_NE4BEG0", "NE6BEG0" ], [ "CLBLM_NE4BEG1", "NE6BEG1" ], [ "CLBLM_NE4BEG2", "NE6BEG2" ], [ "CLBLM_NE4BEG3", "NE6BEG3" ], [ "CLBLM_NE4C0", "NE6E0" ], [ "CLBLM_NE4C1", "NE6E1" ], [ "CLBLM_NE4C2", "NE6E2" ], [ "CLBLM_NE4C3", "NE6E3" ], [ "CLBLM_NW2A0", "NW2END0" ], [ "CLBLM_NW2A1", "NW2END1" ], [ "CLBLM_NW2A2", "NW2END2" ], [ "CLBLM_NW2A3", "NW2END3" ], [ "CLBLM_NW4A0", "NW6A0" ], [ "CLBLM_NW4A1", "NW6A1" ], [ "CLBLM_NW4A2", "NW6A2" ], [ "CLBLM_NW4A3", "NW6A3" ], [ "CLBLM_NW4END0", "NW6END0" ], [ "CLBLM_NW4END1", "NW6END1" ], [ "CLBLM_NW4END2", "NW6END2" ], [ "CLBLM_NW4END3", "NW6END3" ], [ "CLBLM_SE2A0", "SE2A0" ], [ "CLBLM_SE2A1", "SE2A1" ], [ "CLBLM_SE2A2", "SE2A2" ], [ "CLBLM_SE2A3", "SE2A3" ], [ "CLBLM_SE4BEG0", "SE6BEG0" ], [ "CLBLM_SE4BEG1", "SE6BEG1" ], [ "CLBLM_SE4BEG2", "SE6BEG2" ], [ "CLBLM_SE4BEG3", "SE6BEG3" ], [ "CLBLM_SE4C0", "SE6E0" ], [ "CLBLM_SE4C1", "SE6E1" ], [ "CLBLM_SE4C2", "SE6E2" ], [ "CLBLM_SE4C3", "SE6E3" ], [ "CLBLM_SW2A0", "SW2END0" ], [ "CLBLM_SW2A1", "SW2END1" ], [ "CLBLM_SW2A2", "SW2END2" ], [ "CLBLM_SW2A3", "SW2END3" ], [ "CLBLM_SW4A0", "SW6A0" ], [ "CLBLM_SW4A1", "SW6A1" ], [ "CLBLM_SW4A2", "SW6A2" ], [ "CLBLM_SW4A3", "SW6A3" ], [ "CLBLM_SW4END0", "SW6END0" ], [ "CLBLM_SW4END1", "SW6END1" ], [ "CLBLM_SW4END2", "SW6END2" ], [ "CLBLM_SW4END3", "SW6END3" ], [ "CLBLM_WL1END0", "WL1END0" ], [ "CLBLM_WL1END1", "WL1END1" ], [ "CLBLM_WL1END2", "WL1END2" ], [ "CLBLM_WL1END3", "WL1END3" ], [ "CLBLM_WR1END0", "WR1END0" ], [ "CLBLM_WR1END1", "WR1END1" ], [ "CLBLM_WR1END2", "WR1END2" ], [ "CLBLM_WR1END3", "WR1END3" ], [ "CLBLM_WW2A0", "WW2A0" ], [ "CLBLM_WW2A1", "WW2A1" ], [ "CLBLM_WW2A2", "WW2A2" ], [ "CLBLM_WW2A3", "WW2A3" ], [ "CLBLM_WW2END0", "WW2END0" ], [ "CLBLM_WW2END1", "WW2END1" ], [ "CLBLM_WW2END2", "WW2END2" ], [ "CLBLM_WW2END3", "WW2END3" ], [ "CLBLM_WW4A0", "WW4A0" ], [ "CLBLM_WW4A1", "WW4A1" ], [ "CLBLM_WW4A2", "WW4A2" ], [ "CLBLM_WW4A3", "WW4A3" ], [ "CLBLM_WW4B0", "WW4B0" ], [ "CLBLM_WW4B1", "WW4B1" ], [ "CLBLM_WW4B2", "WW4B2" ], [ "CLBLM_WW4B3", "WW4B3" ], [ "CLBLM_WW4C0", "WW4C0" ], [ "CLBLM_WW4C1", "WW4C1" ], [ "CLBLM_WW4C2", "WW4C2" ], [ "CLBLM_WW4C3", "WW4C3" ], [ "CLBLM_WW4END0", "WW4END0" ], [ "CLBLM_WW4END1", "WW4END1" ], [ "CLBLM_WW4END2", "WW4END2" ], [ "CLBLM_WW4END3", "WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLBLM_R", "VBRK" ], "wire_pairs": [ [ "CLBLM_EE2A0", "VBRK_EE2A0" ], [ "CLBLM_EE2A1", "VBRK_EE2A1" ], [ "CLBLM_EE2A2", "VBRK_EE2A2" ], [ "CLBLM_EE2A3", "VBRK_EE2A3" ], [ "CLBLM_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLBLM_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLBLM_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLBLM_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLBLM_EE4A0", "VBRK_EE4A0" ], [ "CLBLM_EE4A1", "VBRK_EE4A1" ], [ "CLBLM_EE4A2", "VBRK_EE4A2" ], [ "CLBLM_EE4A3", "VBRK_EE4A3" ], [ "CLBLM_EE4B0", "VBRK_EE4B0" ], [ "CLBLM_EE4B1", "VBRK_EE4B1" ], [ "CLBLM_EE4B2", "VBRK_EE4B2" ], [ "CLBLM_EE4B3", "VBRK_EE4B3" ], [ "CLBLM_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLBLM_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLBLM_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLBLM_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLBLM_EE4C0", "VBRK_EE4C0" ], [ "CLBLM_EE4C1", "VBRK_EE4C1" ], [ "CLBLM_EE4C2", "VBRK_EE4C2" ], [ "CLBLM_EE4C3", "VBRK_EE4C3" ], [ "CLBLM_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLBLM_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLBLM_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLBLM_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLBLM_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLBLM_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLBLM_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLBLM_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLBLM_LH1", "VBRK_LH1" ], [ "CLBLM_LH2", "VBRK_LH2" ], [ "CLBLM_LH3", "VBRK_LH3" ], [ "CLBLM_LH4", "VBRK_LH4" ], [ "CLBLM_LH5", "VBRK_LH5" ], [ "CLBLM_LH6", "VBRK_LH6" ], [ "CLBLM_LH7", "VBRK_LH7" ], [ "CLBLM_LH8", "VBRK_LH8" ], [ "CLBLM_LH9", "VBRK_LH9" ], [ "CLBLM_LH10", "VBRK_LH10" ], [ "CLBLM_LH11", "VBRK_LH11" ], [ "CLBLM_LH12", "VBRK_LH12" ], [ "CLBLM_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLBLM_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLBLM_NE2A0", "VBRK_NE2A0" ], [ "CLBLM_NE2A1", "VBRK_NE2A1" ], [ "CLBLM_NE2A2", "VBRK_NE2A2" ], [ "CLBLM_NE2A3", "VBRK_NE2A3" ], [ "CLBLM_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLBLM_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLBLM_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLBLM_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLBLM_NE4C0", "VBRK_NE4C0" ], [ "CLBLM_NE4C1", "VBRK_NE4C1" ], [ "CLBLM_NE4C2", "VBRK_NE4C2" ], [ "CLBLM_NE4C3", "VBRK_NE4C3" ], [ "CLBLM_NW2A0", "VBRK_NW2A0" ], [ "CLBLM_NW2A1", "VBRK_NW2A1" ], [ "CLBLM_NW2A2", "VBRK_NW2A2" ], [ "CLBLM_NW2A3", "VBRK_NW2A3" ], [ "CLBLM_NW4A0", "VBRK_NW4A0" ], [ "CLBLM_NW4A1", "VBRK_NW4A1" ], [ "CLBLM_NW4A2", "VBRK_NW4A2" ], [ "CLBLM_NW4A3", "VBRK_NW4A3" ], [ "CLBLM_NW4END0", "VBRK_NW4END0" ], [ "CLBLM_NW4END1", "VBRK_NW4END1" ], [ "CLBLM_NW4END2", "VBRK_NW4END2" ], [ "CLBLM_NW4END3", "VBRK_NW4END3" ], [ "CLBLM_SE2A0", "VBRK_SE2A0" ], [ "CLBLM_SE2A1", "VBRK_SE2A1" ], [ "CLBLM_SE2A2", "VBRK_SE2A2" ], [ "CLBLM_SE2A3", "VBRK_SE2A3" ], [ "CLBLM_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLBLM_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLBLM_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLBLM_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLBLM_SE4C0", "VBRK_SE4C0" ], [ "CLBLM_SE4C1", "VBRK_SE4C1" ], [ "CLBLM_SE4C2", "VBRK_SE4C2" ], [ "CLBLM_SE4C3", "VBRK_SE4C3" ], [ "CLBLM_SW2A0", "VBRK_SW2A0" ], [ "CLBLM_SW2A1", "VBRK_SW2A1" ], [ "CLBLM_SW2A2", "VBRK_SW2A2" ], [ "CLBLM_SW2A3", "VBRK_SW2A3" ], [ "CLBLM_SW4A0", "VBRK_SW4A0" ], [ "CLBLM_SW4A1", "VBRK_SW4A1" ], [ "CLBLM_SW4A2", "VBRK_SW4A2" ], [ "CLBLM_SW4A3", "VBRK_SW4A3" ], [ "CLBLM_SW4END0", "VBRK_SW4END0" ], [ "CLBLM_SW4END1", "VBRK_SW4END1" ], [ "CLBLM_SW4END2", "VBRK_SW4END2" ], [ "CLBLM_SW4END3", "VBRK_SW4END3" ], [ "CLBLM_WL1END0", "VBRK_WL1END0" ], [ "CLBLM_WL1END1", "VBRK_WL1END1" ], [ "CLBLM_WL1END2", "VBRK_WL1END2" ], [ "CLBLM_WL1END3", "VBRK_WL1END3" ], [ "CLBLM_WR1END0", "VBRK_WR1END0" ], [ "CLBLM_WR1END1", "VBRK_WR1END1" ], [ "CLBLM_WR1END2", "VBRK_WR1END2" ], [ "CLBLM_WR1END3", "VBRK_WR1END3" ], [ "CLBLM_WW2A0", "VBRK_WW2A0" ], [ "CLBLM_WW2A1", "VBRK_WW2A1" ], [ "CLBLM_WW2A2", "VBRK_WW2A2" ], [ "CLBLM_WW2A3", "VBRK_WW2A3" ], [ "CLBLM_WW2END0", "VBRK_WW2END0" ], [ "CLBLM_WW2END1", "VBRK_WW2END1" ], [ "CLBLM_WW2END2", "VBRK_WW2END2" ], [ "CLBLM_WW2END3", "VBRK_WW2END3" ], [ "CLBLM_WW4A0", "VBRK_WW4A0" ], [ "CLBLM_WW4A1", "VBRK_WW4A1" ], [ "CLBLM_WW4A2", "VBRK_WW4A2" ], [ "CLBLM_WW4A3", "VBRK_WW4A3" ], [ "CLBLM_WW4B0", "VBRK_WW4B0" ], [ "CLBLM_WW4B1", "VBRK_WW4B1" ], [ "CLBLM_WW4B2", "VBRK_WW4B2" ], [ "CLBLM_WW4B3", "VBRK_WW4B3" ], [ "CLBLM_WW4C0", "VBRK_WW4C0" ], [ "CLBLM_WW4C1", "VBRK_WW4C1" ], [ "CLBLM_WW4C2", "VBRK_WW4C2" ], [ "CLBLM_WW4C3", "VBRK_WW4C3" ], [ "CLBLM_WW4END0", "VBRK_WW4END0" ], [ "CLBLM_WW4END1", "VBRK_WW4END1" ], [ "CLBLM_WW4END2", "VBRK_WW4END2" ], [ "CLBLM_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_BUFG_BOT_R", "CLK_MTBF2" ], "wire_pairs": [ [ "CLK_BUFG_BOT_R_CK_MUXED0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_BUFG_BOT_R_CK_MUXED1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_BUFG_BOT_R_CK_MUXED2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_BUFG_BOT_R_CK_MUXED3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_BUFG_BOT_R_CK_MUXED4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_BUFG_BOT_R_CK_MUXED5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_BUFG_BOT_R_CK_MUXED6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_BUFG_BOT_R_CK_MUXED7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_BUFG_BOT_R_CK_MUXED8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_BUFG_BOT_R_CK_MUXED9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_BUFG_BOT_R_CK_MUXED10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_BUFG_BOT_R_CK_MUXED11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_BUFG_BOT_R_CK_MUXED12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_BUFG_BOT_R_CK_MUXED13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_BUFG_BOT_R_CK_MUXED14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_BUFG_BOT_R_CK_MUXED15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_BUFG_BOT_R_CK_MUXED16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_BUFG_BOT_R_CK_MUXED17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_BUFG_BOT_R_CK_MUXED18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_BUFG_BOT_R_CK_MUXED19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_BUFG_BOT_R_CK_MUXED20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_BUFG_BOT_R_CK_MUXED21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_BUFG_BOT_R_CK_MUXED22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_BUFG_BOT_R_CK_MUXED23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_BUFG_BOT_R_CK_MUXED24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_BUFG_BOT_R_CK_MUXED25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_BUFG_BOT_R_CK_MUXED26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_BUFG_BOT_R_CK_MUXED27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_BUFG_BOT_R_CK_MUXED28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_BUFG_BOT_R_CK_MUXED29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_BUFG_BOT_R_CK_MUXED30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_BUFG_BOT_R_CK_MUXED31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_BUFG_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_BUFG_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_BUFG_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_BUFG_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_BUFG_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_BUFG_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_BUFG_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_BUFG_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_BUFG_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_BUFG_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_BUFG_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_BUFG_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_BUFG_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_BUFG_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_BUFG_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_BUFG_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_BUFG_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_BUFG_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_BUFG_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_BUFG_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_BUFG_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_BUFG_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_BUFG_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_BUFG_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_BUFG_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_BUFG_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_BUFG_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_BUFG_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_BUFG_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_BUFG_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_BUFG_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_BUFG_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CLK_BUFG_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_3", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_3", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_3", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_3", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_3", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_3", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_3", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_3", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_3", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_3", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_3", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_3", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_3", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_3", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_3", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_3", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_3", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_3", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_3", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_3", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CLK_BUFG_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_2", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_2", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_2", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_2", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_2", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_2", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_2", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_2", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_2", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_2", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_2", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_2", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_2", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_2", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_2", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_2", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_2", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_2", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_2", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_2", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CLK_BUFG_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_1", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_1", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_1", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_1", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_1", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_1", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_1", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_1", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_1", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_1", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_1", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_1", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_1", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_1", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_1", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_1", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_1", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_1", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_1", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_1", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_BUFG_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_0", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_0", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_0", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_0", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_0", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_0", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_0", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_0", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_0", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_0", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_0", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_0", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_0", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_0", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_0", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_0", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_0", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_0", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CLK_BUFG_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_3", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_3", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_3", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_3", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_3", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_3", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_3", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_3", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_3", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_3", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_3", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_3", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_3", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_3", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_3", "VBRK_LH1" ], [ "CLK_HROW_LH2_3", "VBRK_LH2" ], [ "CLK_HROW_LH3_3", "VBRK_LH3" ], [ "CLK_HROW_LH4_3", "VBRK_LH4" ], [ "CLK_HROW_LH5_3", "VBRK_LH5" ], [ "CLK_HROW_LH6_3", "VBRK_LH6" ], [ "CLK_HROW_LH7_3", "VBRK_LH7" ], [ "CLK_HROW_LH8_3", "VBRK_LH8" ], [ "CLK_HROW_LH9_3", "VBRK_LH9" ], [ "CLK_HROW_LH10_3", "VBRK_LH10" ], [ "CLK_HROW_LH11_3", "VBRK_LH11" ], [ "CLK_HROW_LH12_3", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_3", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_3", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_3", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_3", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_3", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_3", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_3", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_3", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_3", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_3", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_3", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_3", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_3", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_3", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_3", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_3", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_3", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_3", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_3", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_3", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_3", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_3", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_3", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_3", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_3", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_3", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_3", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_3", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_3", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_3", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_3", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_3", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_3", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_3", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_3", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_3", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_3", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_3", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_3", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_3", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_3", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_3", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_3", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_3", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_3", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_3", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_3", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_3", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_3", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_3", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_3", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_3", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_3", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_3", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_3", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_3", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_3", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_3", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_3", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_3", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_3", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_3", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_3", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_3", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_3", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_3", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_3", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_3", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_3", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CLK_BUFG_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_2", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_2", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_2", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_2", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_2", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_2", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_2", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_2", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_2", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_2", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_2", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_2", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_2", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_2", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_2", "VBRK_LH1" ], [ "CLK_HROW_LH2_2", "VBRK_LH2" ], [ "CLK_HROW_LH3_2", "VBRK_LH3" ], [ "CLK_HROW_LH4_2", "VBRK_LH4" ], [ "CLK_HROW_LH5_2", "VBRK_LH5" ], [ "CLK_HROW_LH6_2", "VBRK_LH6" ], [ "CLK_HROW_LH7_2", "VBRK_LH7" ], [ "CLK_HROW_LH8_2", "VBRK_LH8" ], [ "CLK_HROW_LH9_2", "VBRK_LH9" ], [ "CLK_HROW_LH10_2", "VBRK_LH10" ], [ "CLK_HROW_LH11_2", "VBRK_LH11" ], [ "CLK_HROW_LH12_2", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_2", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_2", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_2", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_2", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_2", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_2", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_2", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_2", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_2", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_2", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_2", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_2", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_2", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_2", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_2", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_2", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_2", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_2", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_2", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_2", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_2", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_2", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_2", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_2", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_2", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_2", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_2", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_2", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_2", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_2", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_2", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_2", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_2", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_2", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_2", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_2", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_2", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_2", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_2", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_2", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_2", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_2", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_2", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_2", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_2", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_2", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_2", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_2", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_2", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_2", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_2", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_2", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_2", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_2", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_2", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_2", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_2", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_2", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_2", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_2", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_2", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_2", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_2", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_2", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_2", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_2", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_2", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_2", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_2", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CLK_BUFG_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_1", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_1", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_1", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_1", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_1", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_1", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_1", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_1", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_1", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_1", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_1", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_1", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_1", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_1", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_1", "VBRK_LH1" ], [ "CLK_HROW_LH2_1", "VBRK_LH2" ], [ "CLK_HROW_LH3_1", "VBRK_LH3" ], [ "CLK_HROW_LH4_1", "VBRK_LH4" ], [ "CLK_HROW_LH5_1", "VBRK_LH5" ], [ "CLK_HROW_LH6_1", "VBRK_LH6" ], [ "CLK_HROW_LH7_1", "VBRK_LH7" ], [ "CLK_HROW_LH8_1", "VBRK_LH8" ], [ "CLK_HROW_LH9_1", "VBRK_LH9" ], [ "CLK_HROW_LH10_1", "VBRK_LH10" ], [ "CLK_HROW_LH11_1", "VBRK_LH11" ], [ "CLK_HROW_LH12_1", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_1", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_1", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_1", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_1", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_1", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_1", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_1", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_1", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_1", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_1", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_1", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_1", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_1", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_1", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_1", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_1", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_1", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_1", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_1", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_1", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_1", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_1", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_1", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_1", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_1", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_1", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_1", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_1", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_1", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_1", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_1", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_1", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_1", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_1", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_1", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_1", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_1", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_1", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_1", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_1", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_1", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_1", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_1", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_1", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_1", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_1", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_1", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_1", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_1", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_1", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_1", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_1", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_1", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_1", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_1", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_1", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_1", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_1", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_1", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_1", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_1", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_1", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_1", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_1", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_1", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_1", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_1", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_1", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_1", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_BUFG_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_0", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_0", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_0", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_0", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_0", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_0", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_0", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_0", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_0", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_0", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_0", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_0", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_0", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_0", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_0", "VBRK_LH1" ], [ "CLK_HROW_LH2_0", "VBRK_LH2" ], [ "CLK_HROW_LH3_0", "VBRK_LH3" ], [ "CLK_HROW_LH4_0", "VBRK_LH4" ], [ "CLK_HROW_LH5_0", "VBRK_LH5" ], [ "CLK_HROW_LH6_0", "VBRK_LH6" ], [ "CLK_HROW_LH7_0", "VBRK_LH7" ], [ "CLK_HROW_LH8_0", "VBRK_LH8" ], [ "CLK_HROW_LH9_0", "VBRK_LH9" ], [ "CLK_HROW_LH10_0", "VBRK_LH10" ], [ "CLK_HROW_LH11_0", "VBRK_LH11" ], [ "CLK_HROW_LH12_0", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_0", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_0", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_0", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_0", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_0", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_0", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_0", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_0", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_0", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_0", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_0", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_0", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_0", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_0", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_0", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_0", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_0", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_0", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_0", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_0", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_0", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_0", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_0", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_0", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_0", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_0", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_0", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_0", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_0", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_0", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_0", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_0", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_0", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_0", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_0", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_0", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_0", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_0", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_0", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_0", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_0", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_0", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_0", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_0", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_0", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_0", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_0", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_0", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_0", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_0", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_0", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_0", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_0", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_0", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_0", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_0", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_0", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_0", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_0", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_0", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_0", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_0", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_0", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_0", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_0", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_0", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_0", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_0", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_0", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "CLK_BUFG_REBUF", "CLK_FEED" ], "wire_pairs": [ [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_BUFG_REBUF_R_CK_GCLK0_TOP", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_BUFG_REBUF_R_CK_GCLK1_TOP", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_BUFG_REBUF_R_CK_GCLK2_TOP", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_BUFG_REBUF_R_CK_GCLK3_TOP", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_BUFG_REBUF_R_CK_GCLK4_TOP", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_BUFG_REBUF_R_CK_GCLK5_TOP", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_BUFG_REBUF_R_CK_GCLK6_TOP", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_BUFG_REBUF_R_CK_GCLK7_TOP", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_BUFG_REBUF_R_CK_GCLK8_TOP", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_BUFG_REBUF_R_CK_GCLK9_TOP", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_BUFG_REBUF_R_CK_GCLK10_TOP", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_BUFG_REBUF_R_CK_GCLK11_TOP", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_BUFG_REBUF_R_CK_GCLK12_TOP", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_BUFG_REBUF_R_CK_GCLK13_TOP", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_BUFG_REBUF_R_CK_GCLK14_TOP", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_BUFG_REBUF_R_CK_GCLK15_TOP", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_BUFG_REBUF_R_CK_GCLK16_TOP", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_BUFG_REBUF_R_CK_GCLK17_TOP", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_BUFG_REBUF_R_CK_GCLK18_TOP", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_BUFG_REBUF_R_CK_GCLK19_TOP", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_BUFG_REBUF_R_CK_GCLK20_TOP", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_BUFG_REBUF_R_CK_GCLK21_TOP", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_BUFG_REBUF_R_CK_GCLK22_TOP", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_BUFG_REBUF_R_CK_GCLK23_TOP", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_BUFG_REBUF_R_CK_GCLK24_TOP", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_BUFG_REBUF_R_CK_GCLK25_TOP", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_BUFG_REBUF_R_CK_GCLK26_TOP", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_BUFG_REBUF_R_CK_GCLK27_TOP", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_BUFG_REBUF_R_CK_GCLK28_TOP", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_BUFG_REBUF_R_CK_GCLK29_TOP", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_BUFG_REBUF_R_CK_GCLK30_TOP", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_BUFG_REBUF_R_CK_GCLK31_TOP", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_BUFG_REBUF", "CLK_FEED" ], "wire_pairs": [ [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_BUFG_REBUF_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_BUFG_REBUF_R_CK_GCLK0_BOT", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_BUFG_REBUF_R_CK_GCLK1_BOT", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_BUFG_REBUF_R_CK_GCLK2_BOT", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_BUFG_REBUF_R_CK_GCLK3_BOT", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_BUFG_REBUF_R_CK_GCLK4_BOT", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_BUFG_REBUF_R_CK_GCLK5_BOT", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_BUFG_REBUF_R_CK_GCLK6_BOT", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_BUFG_REBUF_R_CK_GCLK7_BOT", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_BUFG_REBUF_R_CK_GCLK8_BOT", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_BUFG_REBUF_R_CK_GCLK9_BOT", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_BUFG_REBUF_R_CK_GCLK10_BOT", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_BUFG_REBUF_R_CK_GCLK11_BOT", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_BUFG_REBUF_R_CK_GCLK12_BOT", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_BUFG_REBUF_R_CK_GCLK13_BOT", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_BUFG_REBUF_R_CK_GCLK14_BOT", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_BUFG_REBUF_R_CK_GCLK15_BOT", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_BUFG_REBUF_R_CK_GCLK16_BOT", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_BUFG_REBUF_R_CK_GCLK17_BOT", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_BUFG_REBUF_R_CK_GCLK18_BOT", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_BUFG_REBUF_R_CK_GCLK19_BOT", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_BUFG_REBUF_R_CK_GCLK20_BOT", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_BUFG_REBUF_R_CK_GCLK21_BOT", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_BUFG_REBUF_R_CK_GCLK22_BOT", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_BUFG_REBUF_R_CK_GCLK23_BOT", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_BUFG_REBUF_R_CK_GCLK24_BOT", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_BUFG_REBUF_R_CK_GCLK25_BOT", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_BUFG_REBUF_R_CK_GCLK26_BOT", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_BUFG_REBUF_R_CK_GCLK27_BOT", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_BUFG_REBUF_R_CK_GCLK28_BOT", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_BUFG_REBUF_R_CK_GCLK29_BOT", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_BUFG_REBUF_R_CK_GCLK30_BOT", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_BUFG_REBUF_R_CK_GCLK31_BOT", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CLK_BUFG_REBUF", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_REBUF_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CLK_BUFG_REBUF_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CLK_BUFG_REBUF_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CLK_BUFG_REBUF_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CLK_BUFG_REBUF_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CLK_BUFG_REBUF_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_BUFG_REBUF_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CLK_BUFG_REBUF_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CLK_BUFG_REBUF_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CLK_BUFG_REBUF_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CLK_BUFG_REBUF_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CLK_BUFG_REBUF_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CLK_BUFG_REBUF_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CLK_BUFG_REBUF_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CLK_BUFG_REBUF_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CLK_BUFG_REBUF_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CLK_BUFG_REBUF_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CLK_BUFG_REBUF_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_BUFG_REBUF_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CLK_BUFG_REBUF_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CLK_BUFG_REBUF_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CLK_BUFG_REBUF_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CLK_BUFG_REBUF_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CLK_BUFG_REBUF_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CLK_BUFG_REBUF_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CLK_BUFG_REBUF_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_BUFG_REBUF_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CLK_BUFG_REBUF_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CLK_BUFG_REBUF_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CLK_BUFG_REBUF_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_BUFG_REBUF_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CLK_BUFG_REBUF_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CLK_BUFG_REBUF_LH1_1", "INT_INTERFACE_LH1" ], [ "CLK_BUFG_REBUF_LH2_1", "INT_INTERFACE_LH2" ], [ "CLK_BUFG_REBUF_LH3_1", "INT_INTERFACE_LH3" ], [ "CLK_BUFG_REBUF_LH4_1", "INT_INTERFACE_LH4" ], [ "CLK_BUFG_REBUF_LH5_1", "INT_INTERFACE_LH5" ], [ "CLK_BUFG_REBUF_LH6_1", "INT_INTERFACE_LH6" ], [ "CLK_BUFG_REBUF_LH7_1", "INT_INTERFACE_LH7" ], [ "CLK_BUFG_REBUF_LH8_1", "INT_INTERFACE_LH8" ], [ "CLK_BUFG_REBUF_LH9_1", "INT_INTERFACE_LH9" ], [ "CLK_BUFG_REBUF_LH10_1", "INT_INTERFACE_LH10" ], [ "CLK_BUFG_REBUF_LH11_1", "INT_INTERFACE_LH11" ], [ "CLK_BUFG_REBUF_LH12_1", "INT_INTERFACE_LH12" ], [ "CLK_BUFG_REBUF_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "CLK_BUFG_REBUF_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "CLK_BUFG_REBUF_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CLK_BUFG_REBUF_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CLK_BUFG_REBUF_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CLK_BUFG_REBUF_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CLK_BUFG_REBUF_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CLK_BUFG_REBUF_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_BUFG_REBUF_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CLK_BUFG_REBUF_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CLK_BUFG_REBUF_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CLK_BUFG_REBUF_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CLK_BUFG_REBUF_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CLK_BUFG_REBUF_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CLK_BUFG_REBUF_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CLK_BUFG_REBUF_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CLK_BUFG_REBUF_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CLK_BUFG_REBUF_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CLK_BUFG_REBUF_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CLK_BUFG_REBUF_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CLK_BUFG_REBUF_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CLK_BUFG_REBUF_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CLK_BUFG_REBUF_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CLK_BUFG_REBUF_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CLK_BUFG_REBUF_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CLK_BUFG_REBUF_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CLK_BUFG_REBUF_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CLK_BUFG_REBUF_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CLK_BUFG_REBUF_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CLK_BUFG_REBUF_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CLK_BUFG_REBUF_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CLK_BUFG_REBUF_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_BUFG_REBUF_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CLK_BUFG_REBUF_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CLK_BUFG_REBUF_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CLK_BUFG_REBUF_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CLK_BUFG_REBUF_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CLK_BUFG_REBUF_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CLK_BUFG_REBUF_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CLK_BUFG_REBUF_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CLK_BUFG_REBUF_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CLK_BUFG_REBUF_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CLK_BUFG_REBUF_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CLK_BUFG_REBUF_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CLK_BUFG_REBUF_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CLK_BUFG_REBUF_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CLK_BUFG_REBUF_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CLK_BUFG_REBUF_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CLK_BUFG_REBUF_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CLK_BUFG_REBUF_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CLK_BUFG_REBUF_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CLK_BUFG_REBUF_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CLK_BUFG_REBUF_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CLK_BUFG_REBUF_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CLK_BUFG_REBUF_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CLK_BUFG_REBUF_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CLK_BUFG_REBUF_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CLK_BUFG_REBUF_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CLK_BUFG_REBUF_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CLK_BUFG_REBUF_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CLK_BUFG_REBUF_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CLK_BUFG_REBUF_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CLK_BUFG_REBUF_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CLK_BUFG_REBUF_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CLK_BUFG_REBUF_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CLK_BUFG_REBUF_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CLK_BUFG_REBUF_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CLK_BUFG_REBUF_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CLK_BUFG_REBUF_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CLK_BUFG_REBUF_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CLK_BUFG_REBUF_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CLK_BUFG_REBUF_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CLK_BUFG_REBUF_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CLK_BUFG_REBUF_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CLK_BUFG_REBUF_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CLK_BUFG_REBUF_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CLK_BUFG_REBUF_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CLK_BUFG_REBUF_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CLK_BUFG_REBUF_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CLK_BUFG_REBUF_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CLK_BUFG_REBUF_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CLK_BUFG_REBUF_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_BUFG_REBUF", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_REBUF_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CLK_BUFG_REBUF_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CLK_BUFG_REBUF_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CLK_BUFG_REBUF_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CLK_BUFG_REBUF_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_BUFG_REBUF_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CLK_BUFG_REBUF_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CLK_BUFG_REBUF_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CLK_BUFG_REBUF_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CLK_BUFG_REBUF_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CLK_BUFG_REBUF_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CLK_BUFG_REBUF_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CLK_BUFG_REBUF_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CLK_BUFG_REBUF_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CLK_BUFG_REBUF_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CLK_BUFG_REBUF_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CLK_BUFG_REBUF_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_BUFG_REBUF_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CLK_BUFG_REBUF_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CLK_BUFG_REBUF_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CLK_BUFG_REBUF_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CLK_BUFG_REBUF_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CLK_BUFG_REBUF_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CLK_BUFG_REBUF_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CLK_BUFG_REBUF_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_BUFG_REBUF_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CLK_BUFG_REBUF_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CLK_BUFG_REBUF_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CLK_BUFG_REBUF_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_BUFG_REBUF_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CLK_BUFG_REBUF_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CLK_BUFG_REBUF_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CLK_BUFG_REBUF_LH1_0", "INT_INTERFACE_LH1" ], [ "CLK_BUFG_REBUF_LH2_0", "INT_INTERFACE_LH2" ], [ "CLK_BUFG_REBUF_LH3_0", "INT_INTERFACE_LH3" ], [ "CLK_BUFG_REBUF_LH4_0", "INT_INTERFACE_LH4" ], [ "CLK_BUFG_REBUF_LH5_0", "INT_INTERFACE_LH5" ], [ "CLK_BUFG_REBUF_LH6_0", "INT_INTERFACE_LH6" ], [ "CLK_BUFG_REBUF_LH7_0", "INT_INTERFACE_LH7" ], [ "CLK_BUFG_REBUF_LH8_0", "INT_INTERFACE_LH8" ], [ "CLK_BUFG_REBUF_LH9_0", "INT_INTERFACE_LH9" ], [ "CLK_BUFG_REBUF_LH10_0", "INT_INTERFACE_LH10" ], [ "CLK_BUFG_REBUF_LH11_0", "INT_INTERFACE_LH11" ], [ "CLK_BUFG_REBUF_LH12_0", "INT_INTERFACE_LH12" ], [ "CLK_BUFG_REBUF_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CLK_BUFG_REBUF_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CLK_BUFG_REBUF_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CLK_BUFG_REBUF_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CLK_BUFG_REBUF_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_BUFG_REBUF_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CLK_BUFG_REBUF_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CLK_BUFG_REBUF_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CLK_BUFG_REBUF_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CLK_BUFG_REBUF_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CLK_BUFG_REBUF_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CLK_BUFG_REBUF_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CLK_BUFG_REBUF_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CLK_BUFG_REBUF_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CLK_BUFG_REBUF_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CLK_BUFG_REBUF_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CLK_BUFG_REBUF_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CLK_BUFG_REBUF_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CLK_BUFG_REBUF_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CLK_BUFG_REBUF_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CLK_BUFG_REBUF_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CLK_BUFG_REBUF_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CLK_BUFG_REBUF_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CLK_BUFG_REBUF_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CLK_BUFG_REBUF_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CLK_BUFG_REBUF_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CLK_BUFG_REBUF_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CLK_BUFG_REBUF_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CLK_BUFG_REBUF_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_BUFG_REBUF_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CLK_BUFG_REBUF_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CLK_BUFG_REBUF_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CLK_BUFG_REBUF_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CLK_BUFG_REBUF_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CLK_BUFG_REBUF_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CLK_BUFG_REBUF_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CLK_BUFG_REBUF_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CLK_BUFG_REBUF_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CLK_BUFG_REBUF_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CLK_BUFG_REBUF_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CLK_BUFG_REBUF_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CLK_BUFG_REBUF_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CLK_BUFG_REBUF_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CLK_BUFG_REBUF_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CLK_BUFG_REBUF_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CLK_BUFG_REBUF_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CLK_BUFG_REBUF_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CLK_BUFG_REBUF_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CLK_BUFG_REBUF_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CLK_BUFG_REBUF_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CLK_BUFG_REBUF_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CLK_BUFG_REBUF_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CLK_BUFG_REBUF_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CLK_BUFG_REBUF_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CLK_BUFG_REBUF_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CLK_BUFG_REBUF_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CLK_BUFG_REBUF_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CLK_BUFG_REBUF_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CLK_BUFG_REBUF_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CLK_BUFG_REBUF_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CLK_BUFG_REBUF_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CLK_BUFG_REBUF_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CLK_BUFG_REBUF_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CLK_BUFG_REBUF_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CLK_BUFG_REBUF_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CLK_BUFG_REBUF_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CLK_BUFG_REBUF_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CLK_BUFG_REBUF_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CLK_BUFG_REBUF_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CLK_BUFG_REBUF_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CLK_BUFG_REBUF_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CLK_BUFG_REBUF_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CLK_BUFG_REBUF_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CLK_BUFG_REBUF_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CLK_BUFG_REBUF_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CLK_BUFG_REBUF_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CLK_BUFG_REBUF_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CLK_BUFG_REBUF_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CLK_BUFG_REBUF_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CLK_BUFG_REBUF_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CLK_BUFG_REBUF", "VBRK" ], "wire_pairs": [ [ "CLK_BUFG_REBUF_EE2A0_1", "VBRK_EE2A0" ], [ "CLK_BUFG_REBUF_EE2A1_1", "VBRK_EE2A1" ], [ "CLK_BUFG_REBUF_EE2A2_1", "VBRK_EE2A2" ], [ "CLK_BUFG_REBUF_EE2A3_1", "VBRK_EE2A3" ], [ "CLK_BUFG_REBUF_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CLK_BUFG_REBUF_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CLK_BUFG_REBUF_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CLK_BUFG_REBUF_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CLK_BUFG_REBUF_EE4A0_1", "VBRK_EE4A0" ], [ "CLK_BUFG_REBUF_EE4A1_1", "VBRK_EE4A1" ], [ "CLK_BUFG_REBUF_EE4A2_1", "VBRK_EE4A2" ], [ "CLK_BUFG_REBUF_EE4A3_1", "VBRK_EE4A3" ], [ "CLK_BUFG_REBUF_EE4B0_1", "VBRK_EE4B0" ], [ "CLK_BUFG_REBUF_EE4B1_1", "VBRK_EE4B1" ], [ "CLK_BUFG_REBUF_EE4B2_1", "VBRK_EE4B2" ], [ "CLK_BUFG_REBUF_EE4B3_1", "VBRK_EE4B3" ], [ "CLK_BUFG_REBUF_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CLK_BUFG_REBUF_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CLK_BUFG_REBUF_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CLK_BUFG_REBUF_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CLK_BUFG_REBUF_EE4C0_1", "VBRK_EE4C0" ], [ "CLK_BUFG_REBUF_EE4C1_1", "VBRK_EE4C1" ], [ "CLK_BUFG_REBUF_EE4C2_1", "VBRK_EE4C2" ], [ "CLK_BUFG_REBUF_EE4C3_1", "VBRK_EE4C3" ], [ "CLK_BUFG_REBUF_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CLK_BUFG_REBUF_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CLK_BUFG_REBUF_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CLK_BUFG_REBUF_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CLK_BUFG_REBUF_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CLK_BUFG_REBUF_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CLK_BUFG_REBUF_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CLK_BUFG_REBUF_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CLK_BUFG_REBUF_LH1_1", "VBRK_LH1" ], [ "CLK_BUFG_REBUF_LH2_1", "VBRK_LH2" ], [ "CLK_BUFG_REBUF_LH3_1", "VBRK_LH3" ], [ "CLK_BUFG_REBUF_LH4_1", "VBRK_LH4" ], [ "CLK_BUFG_REBUF_LH5_1", "VBRK_LH5" ], [ "CLK_BUFG_REBUF_LH6_1", "VBRK_LH6" ], [ "CLK_BUFG_REBUF_LH7_1", "VBRK_LH7" ], [ "CLK_BUFG_REBUF_LH8_1", "VBRK_LH8" ], [ "CLK_BUFG_REBUF_LH9_1", "VBRK_LH9" ], [ "CLK_BUFG_REBUF_LH10_1", "VBRK_LH10" ], [ "CLK_BUFG_REBUF_LH11_1", "VBRK_LH11" ], [ "CLK_BUFG_REBUF_LH12_1", "VBRK_LH12" ], [ "CLK_BUFG_REBUF_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CLK_BUFG_REBUF_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CLK_BUFG_REBUF_NE2A0_1", "VBRK_NE2A0" ], [ "CLK_BUFG_REBUF_NE2A1_1", "VBRK_NE2A1" ], [ "CLK_BUFG_REBUF_NE2A2_1", "VBRK_NE2A2" ], [ "CLK_BUFG_REBUF_NE2A3_1", "VBRK_NE2A3" ], [ "CLK_BUFG_REBUF_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CLK_BUFG_REBUF_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CLK_BUFG_REBUF_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CLK_BUFG_REBUF_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CLK_BUFG_REBUF_NE4C0_1", "VBRK_NE4C0" ], [ "CLK_BUFG_REBUF_NE4C1_1", "VBRK_NE4C1" ], [ "CLK_BUFG_REBUF_NE4C2_1", "VBRK_NE4C2" ], [ "CLK_BUFG_REBUF_NE4C3_1", "VBRK_NE4C3" ], [ "CLK_BUFG_REBUF_NW2A0_1", "VBRK_NW2A0" ], [ "CLK_BUFG_REBUF_NW2A1_1", "VBRK_NW2A1" ], [ "CLK_BUFG_REBUF_NW2A2_1", "VBRK_NW2A2" ], [ "CLK_BUFG_REBUF_NW2A3_1", "VBRK_NW2A3" ], [ "CLK_BUFG_REBUF_NW4A0_1", "VBRK_NW4A0" ], [ "CLK_BUFG_REBUF_NW4A1_1", "VBRK_NW4A1" ], [ "CLK_BUFG_REBUF_NW4A2_1", "VBRK_NW4A2" ], [ "CLK_BUFG_REBUF_NW4A3_1", "VBRK_NW4A3" ], [ "CLK_BUFG_REBUF_NW4END0_1", "VBRK_NW4END0" ], [ "CLK_BUFG_REBUF_NW4END1_1", "VBRK_NW4END1" ], [ "CLK_BUFG_REBUF_NW4END2_1", "VBRK_NW4END2" ], [ "CLK_BUFG_REBUF_NW4END3_1", "VBRK_NW4END3" ], [ "CLK_BUFG_REBUF_SE2A0_1", "VBRK_SE2A0" ], [ "CLK_BUFG_REBUF_SE2A1_1", "VBRK_SE2A1" ], [ "CLK_BUFG_REBUF_SE2A2_1", "VBRK_SE2A2" ], [ "CLK_BUFG_REBUF_SE2A3_1", "VBRK_SE2A3" ], [ "CLK_BUFG_REBUF_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CLK_BUFG_REBUF_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CLK_BUFG_REBUF_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CLK_BUFG_REBUF_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CLK_BUFG_REBUF_SE4C0_1", "VBRK_SE4C0" ], [ "CLK_BUFG_REBUF_SE4C1_1", "VBRK_SE4C1" ], [ "CLK_BUFG_REBUF_SE4C2_1", "VBRK_SE4C2" ], [ "CLK_BUFG_REBUF_SE4C3_1", "VBRK_SE4C3" ], [ "CLK_BUFG_REBUF_SW2A0_1", "VBRK_SW2A0" ], [ "CLK_BUFG_REBUF_SW2A1_1", "VBRK_SW2A1" ], [ "CLK_BUFG_REBUF_SW2A2_1", "VBRK_SW2A2" ], [ "CLK_BUFG_REBUF_SW2A3_1", "VBRK_SW2A3" ], [ "CLK_BUFG_REBUF_SW4A0_1", "VBRK_SW4A0" ], [ "CLK_BUFG_REBUF_SW4A1_1", "VBRK_SW4A1" ], [ "CLK_BUFG_REBUF_SW4A2_1", "VBRK_SW4A2" ], [ "CLK_BUFG_REBUF_SW4A3_1", "VBRK_SW4A3" ], [ "CLK_BUFG_REBUF_SW4END0_1", "VBRK_SW4END0" ], [ "CLK_BUFG_REBUF_SW4END1_1", "VBRK_SW4END1" ], [ "CLK_BUFG_REBUF_SW4END2_1", "VBRK_SW4END2" ], [ "CLK_BUFG_REBUF_SW4END3_1", "VBRK_SW4END3" ], [ "CLK_BUFG_REBUF_WL1END0_1", "VBRK_WL1END0" ], [ "CLK_BUFG_REBUF_WL1END1_1", "VBRK_WL1END1" ], [ "CLK_BUFG_REBUF_WL1END2_1", "VBRK_WL1END2" ], [ "CLK_BUFG_REBUF_WL1END3_1", "VBRK_WL1END3" ], [ "CLK_BUFG_REBUF_WR1END0_1", "VBRK_WR1END0" ], [ "CLK_BUFG_REBUF_WR1END1_1", "VBRK_WR1END1" ], [ "CLK_BUFG_REBUF_WR1END2_1", "VBRK_WR1END2" ], [ "CLK_BUFG_REBUF_WR1END3_1", "VBRK_WR1END3" ], [ "CLK_BUFG_REBUF_WW2A0_1", "VBRK_WW2A0" ], [ "CLK_BUFG_REBUF_WW2A1_1", "VBRK_WW2A1" ], [ "CLK_BUFG_REBUF_WW2A2_1", "VBRK_WW2A2" ], [ "CLK_BUFG_REBUF_WW2A3_1", "VBRK_WW2A3" ], [ "CLK_BUFG_REBUF_WW2END0_1", "VBRK_WW2END0" ], [ "CLK_BUFG_REBUF_WW2END1_1", "VBRK_WW2END1" ], [ "CLK_BUFG_REBUF_WW2END2_1", "VBRK_WW2END2" ], [ "CLK_BUFG_REBUF_WW2END3_1", "VBRK_WW2END3" ], [ "CLK_BUFG_REBUF_WW4A0_1", "VBRK_WW4A0" ], [ "CLK_BUFG_REBUF_WW4A1_1", "VBRK_WW4A1" ], [ "CLK_BUFG_REBUF_WW4A2_1", "VBRK_WW4A2" ], [ "CLK_BUFG_REBUF_WW4A3_1", "VBRK_WW4A3" ], [ "CLK_BUFG_REBUF_WW4B0_1", "VBRK_WW4B0" ], [ "CLK_BUFG_REBUF_WW4B1_1", "VBRK_WW4B1" ], [ "CLK_BUFG_REBUF_WW4B2_1", "VBRK_WW4B2" ], [ "CLK_BUFG_REBUF_WW4B3_1", "VBRK_WW4B3" ], [ "CLK_BUFG_REBUF_WW4C0_1", "VBRK_WW4C0" ], [ "CLK_BUFG_REBUF_WW4C1_1", "VBRK_WW4C1" ], [ "CLK_BUFG_REBUF_WW4C2_1", "VBRK_WW4C2" ], [ "CLK_BUFG_REBUF_WW4C3_1", "VBRK_WW4C3" ], [ "CLK_BUFG_REBUF_WW4END0_1", "VBRK_WW4END0" ], [ "CLK_BUFG_REBUF_WW4END1_1", "VBRK_WW4END1" ], [ "CLK_BUFG_REBUF_WW4END2_1", "VBRK_WW4END2" ], [ "CLK_BUFG_REBUF_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_BUFG_REBUF", "VBRK" ], "wire_pairs": [ [ "CLK_BUFG_REBUF_EE2A0_0", "VBRK_EE2A0" ], [ "CLK_BUFG_REBUF_EE2A1_0", "VBRK_EE2A1" ], [ "CLK_BUFG_REBUF_EE2A2_0", "VBRK_EE2A2" ], [ "CLK_BUFG_REBUF_EE2A3_0", "VBRK_EE2A3" ], [ "CLK_BUFG_REBUF_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CLK_BUFG_REBUF_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CLK_BUFG_REBUF_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CLK_BUFG_REBUF_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CLK_BUFG_REBUF_EE4A0_0", "VBRK_EE4A0" ], [ "CLK_BUFG_REBUF_EE4A1_0", "VBRK_EE4A1" ], [ "CLK_BUFG_REBUF_EE4A2_0", "VBRK_EE4A2" ], [ "CLK_BUFG_REBUF_EE4A3_0", "VBRK_EE4A3" ], [ "CLK_BUFG_REBUF_EE4B0_0", "VBRK_EE4B0" ], [ "CLK_BUFG_REBUF_EE4B1_0", "VBRK_EE4B1" ], [ "CLK_BUFG_REBUF_EE4B2_0", "VBRK_EE4B2" ], [ "CLK_BUFG_REBUF_EE4B3_0", "VBRK_EE4B3" ], [ "CLK_BUFG_REBUF_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CLK_BUFG_REBUF_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CLK_BUFG_REBUF_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CLK_BUFG_REBUF_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CLK_BUFG_REBUF_EE4C0_0", "VBRK_EE4C0" ], [ "CLK_BUFG_REBUF_EE4C1_0", "VBRK_EE4C1" ], [ "CLK_BUFG_REBUF_EE4C2_0", "VBRK_EE4C2" ], [ "CLK_BUFG_REBUF_EE4C3_0", "VBRK_EE4C3" ], [ "CLK_BUFG_REBUF_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CLK_BUFG_REBUF_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CLK_BUFG_REBUF_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CLK_BUFG_REBUF_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CLK_BUFG_REBUF_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CLK_BUFG_REBUF_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CLK_BUFG_REBUF_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CLK_BUFG_REBUF_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CLK_BUFG_REBUF_LH1_0", "VBRK_LH1" ], [ "CLK_BUFG_REBUF_LH2_0", "VBRK_LH2" ], [ "CLK_BUFG_REBUF_LH3_0", "VBRK_LH3" ], [ "CLK_BUFG_REBUF_LH4_0", "VBRK_LH4" ], [ "CLK_BUFG_REBUF_LH5_0", "VBRK_LH5" ], [ "CLK_BUFG_REBUF_LH6_0", "VBRK_LH6" ], [ "CLK_BUFG_REBUF_LH7_0", "VBRK_LH7" ], [ "CLK_BUFG_REBUF_LH8_0", "VBRK_LH8" ], [ "CLK_BUFG_REBUF_LH9_0", "VBRK_LH9" ], [ "CLK_BUFG_REBUF_LH10_0", "VBRK_LH10" ], [ "CLK_BUFG_REBUF_LH11_0", "VBRK_LH11" ], [ "CLK_BUFG_REBUF_LH12_0", "VBRK_LH12" ], [ "CLK_BUFG_REBUF_NE2A0_0", "VBRK_NE2A0" ], [ "CLK_BUFG_REBUF_NE2A1_0", "VBRK_NE2A1" ], [ "CLK_BUFG_REBUF_NE2A2_0", "VBRK_NE2A2" ], [ "CLK_BUFG_REBUF_NE2A3_0", "VBRK_NE2A3" ], [ "CLK_BUFG_REBUF_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CLK_BUFG_REBUF_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CLK_BUFG_REBUF_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CLK_BUFG_REBUF_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CLK_BUFG_REBUF_NE4C0_0", "VBRK_NE4C0" ], [ "CLK_BUFG_REBUF_NE4C1_0", "VBRK_NE4C1" ], [ "CLK_BUFG_REBUF_NE4C2_0", "VBRK_NE4C2" ], [ "CLK_BUFG_REBUF_NE4C3_0", "VBRK_NE4C3" ], [ "CLK_BUFG_REBUF_NW2A0_0", "VBRK_NW2A0" ], [ "CLK_BUFG_REBUF_NW2A1_0", "VBRK_NW2A1" ], [ "CLK_BUFG_REBUF_NW2A2_0", "VBRK_NW2A2" ], [ "CLK_BUFG_REBUF_NW2A3_0", "VBRK_NW2A3" ], [ "CLK_BUFG_REBUF_NW4A0_0", "VBRK_NW4A0" ], [ "CLK_BUFG_REBUF_NW4A1_0", "VBRK_NW4A1" ], [ "CLK_BUFG_REBUF_NW4A2_0", "VBRK_NW4A2" ], [ "CLK_BUFG_REBUF_NW4A3_0", "VBRK_NW4A3" ], [ "CLK_BUFG_REBUF_NW4END0_0", "VBRK_NW4END0" ], [ "CLK_BUFG_REBUF_NW4END1_0", "VBRK_NW4END1" ], [ "CLK_BUFG_REBUF_NW4END2_0", "VBRK_NW4END2" ], [ "CLK_BUFG_REBUF_NW4END3_0", "VBRK_NW4END3" ], [ "CLK_BUFG_REBUF_SE2A0_0", "VBRK_SE2A0" ], [ "CLK_BUFG_REBUF_SE2A1_0", "VBRK_SE2A1" ], [ "CLK_BUFG_REBUF_SE2A2_0", "VBRK_SE2A2" ], [ "CLK_BUFG_REBUF_SE2A3_0", "VBRK_SE2A3" ], [ "CLK_BUFG_REBUF_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CLK_BUFG_REBUF_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CLK_BUFG_REBUF_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CLK_BUFG_REBUF_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CLK_BUFG_REBUF_SE4C0_0", "VBRK_SE4C0" ], [ "CLK_BUFG_REBUF_SE4C1_0", "VBRK_SE4C1" ], [ "CLK_BUFG_REBUF_SE4C2_0", "VBRK_SE4C2" ], [ "CLK_BUFG_REBUF_SE4C3_0", "VBRK_SE4C3" ], [ "CLK_BUFG_REBUF_SW2A0_0", "VBRK_SW2A0" ], [ "CLK_BUFG_REBUF_SW2A1_0", "VBRK_SW2A1" ], [ "CLK_BUFG_REBUF_SW2A2_0", "VBRK_SW2A2" ], [ "CLK_BUFG_REBUF_SW2A3_0", "VBRK_SW2A3" ], [ "CLK_BUFG_REBUF_SW4A0_0", "VBRK_SW4A0" ], [ "CLK_BUFG_REBUF_SW4A1_0", "VBRK_SW4A1" ], [ "CLK_BUFG_REBUF_SW4A2_0", "VBRK_SW4A2" ], [ "CLK_BUFG_REBUF_SW4A3_0", "VBRK_SW4A3" ], [ "CLK_BUFG_REBUF_SW4END0_0", "VBRK_SW4END0" ], [ "CLK_BUFG_REBUF_SW4END1_0", "VBRK_SW4END1" ], [ "CLK_BUFG_REBUF_SW4END2_0", "VBRK_SW4END2" ], [ "CLK_BUFG_REBUF_SW4END3_0", "VBRK_SW4END3" ], [ "CLK_BUFG_REBUF_WL1END0_0", "VBRK_WL1END0" ], [ "CLK_BUFG_REBUF_WL1END1_0", "VBRK_WL1END1" ], [ "CLK_BUFG_REBUF_WL1END2_0", "VBRK_WL1END2" ], [ "CLK_BUFG_REBUF_WL1END3_0", "VBRK_WL1END3" ], [ "CLK_BUFG_REBUF_WR1END0_0", "VBRK_WR1END0" ], [ "CLK_BUFG_REBUF_WR1END1_0", "VBRK_WR1END1" ], [ "CLK_BUFG_REBUF_WR1END2_0", "VBRK_WR1END2" ], [ "CLK_BUFG_REBUF_WR1END3_0", "VBRK_WR1END3" ], [ "CLK_BUFG_REBUF_WW2A0_0", "VBRK_WW2A0" ], [ "CLK_BUFG_REBUF_WW2A1_0", "VBRK_WW2A1" ], [ "CLK_BUFG_REBUF_WW2A2_0", "VBRK_WW2A2" ], [ "CLK_BUFG_REBUF_WW2A3_0", "VBRK_WW2A3" ], [ "CLK_BUFG_REBUF_WW2END0_0", "VBRK_WW2END0" ], [ "CLK_BUFG_REBUF_WW2END1_0", "VBRK_WW2END1" ], [ "CLK_BUFG_REBUF_WW2END2_0", "VBRK_WW2END2" ], [ "CLK_BUFG_REBUF_WW2END3_0", "VBRK_WW2END3" ], [ "CLK_BUFG_REBUF_WW4A0_0", "VBRK_WW4A0" ], [ "CLK_BUFG_REBUF_WW4A1_0", "VBRK_WW4A1" ], [ "CLK_BUFG_REBUF_WW4A2_0", "VBRK_WW4A2" ], [ "CLK_BUFG_REBUF_WW4A3_0", "VBRK_WW4A3" ], [ "CLK_BUFG_REBUF_WW4B0_0", "VBRK_WW4B0" ], [ "CLK_BUFG_REBUF_WW4B1_0", "VBRK_WW4B1" ], [ "CLK_BUFG_REBUF_WW4B2_0", "VBRK_WW4B2" ], [ "CLK_BUFG_REBUF_WW4B3_0", "VBRK_WW4B3" ], [ "CLK_BUFG_REBUF_WW4C0_0", "VBRK_WW4C0" ], [ "CLK_BUFG_REBUF_WW4C1_0", "VBRK_WW4C1" ], [ "CLK_BUFG_REBUF_WW4C2_0", "VBRK_WW4C2" ], [ "CLK_BUFG_REBUF_WW4C3_0", "VBRK_WW4C3" ], [ "CLK_BUFG_REBUF_WW4END0_0", "VBRK_WW4END0" ], [ "CLK_BUFG_REBUF_WW4END1_0", "VBRK_WW4END1" ], [ "CLK_BUFG_REBUF_WW4END2_0", "VBRK_WW4END2" ], [ "CLK_BUFG_REBUF_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -4 ], "tile_types": [ "CLK_BUFG_TOP_R", "CLK_FEED" ], "wire_pairs": [ [ "CLK_BUFG_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_BUFG_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_BUFG_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_BUFG_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_BUFG_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_BUFG_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_BUFG_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_BUFG_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_BUFG_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_BUFG_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_BUFG_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_BUFG_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_BUFG_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_BUFG_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_BUFG_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_BUFG_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_BUFG_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_BUFG_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_BUFG_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_BUFG_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_BUFG_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_BUFG_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_BUFG_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_BUFG_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_BUFG_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_BUFG_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_BUFG_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_BUFG_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_BUFG_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_BUFG_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_BUFG_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_BUFG_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ], [ "CLK_BUFG_TOP_R_CK_MUXED0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_BUFG_TOP_R_CK_MUXED1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_BUFG_TOP_R_CK_MUXED2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_BUFG_TOP_R_CK_MUXED3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_BUFG_TOP_R_CK_MUXED4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_BUFG_TOP_R_CK_MUXED5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_BUFG_TOP_R_CK_MUXED6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_BUFG_TOP_R_CK_MUXED7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_BUFG_TOP_R_CK_MUXED8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_BUFG_TOP_R_CK_MUXED9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_BUFG_TOP_R_CK_MUXED10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_BUFG_TOP_R_CK_MUXED11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_BUFG_TOP_R_CK_MUXED12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_BUFG_TOP_R_CK_MUXED13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_BUFG_TOP_R_CK_MUXED14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_BUFG_TOP_R_CK_MUXED15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_BUFG_TOP_R_CK_MUXED16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_BUFG_TOP_R_CK_MUXED17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_BUFG_TOP_R_CK_MUXED18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_BUFG_TOP_R_CK_MUXED19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_BUFG_TOP_R_CK_MUXED20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_BUFG_TOP_R_CK_MUXED21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_BUFG_TOP_R_CK_MUXED22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_BUFG_TOP_R_CK_MUXED23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_BUFG_TOP_R_CK_MUXED24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_BUFG_TOP_R_CK_MUXED25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_BUFG_TOP_R_CK_MUXED26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_BUFG_TOP_R_CK_MUXED27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_BUFG_TOP_R_CK_MUXED28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_BUFG_TOP_R_CK_MUXED29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_BUFG_TOP_R_CK_MUXED30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_BUFG_TOP_R_CK_MUXED31", "CLK_FEED_R_CK_BUFG_CASC31" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CLK_BUFG_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_3", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_3", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_3", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_3", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_3", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_3", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_3", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_3", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_3", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_3", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_3", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_3", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_3", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_3", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_3", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_3", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_3", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_3", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_3", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_3", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_3", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_3", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CLK_BUFG_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_2", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_2", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_2", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_2", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_2", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_2", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_2", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_2", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_2", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_2", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_2", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_2", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_2", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_2", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_2", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_2", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_2", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_2", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_2", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_2", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CLK_BUFG_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_1", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_1", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_1", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_1", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_1", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_1", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_1", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_1", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_1", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_1", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_1", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_1", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_1", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_1", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_1", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_1", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_1", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_1", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_1", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_1", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_BUFG_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_BUFG_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_BUFG_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_BUFG_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_BUFG_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_BUFG_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_BUFG_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_BUFG_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_BUFG_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_BUFG_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_BUFG_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_BUFG_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_BUFG_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_BUFG_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_BUFG_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_BUFG_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_BUFG_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_BUFG_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_BUFG_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_BUFG_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_BUFG_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_BUFG_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_BUFG_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_BUFG_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_BUFG_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_BUFG_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_BUFG_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_BUFG_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_BUFG_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_BUFG_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_BUFG_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_BUFG_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_BUFG_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_BUFG_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_BUFG_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_BUFG_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_BUFG_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_BUFG_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_BUFG_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_BUFG_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_BUFG_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_BUFG_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_BUFG_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_BUFG_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_BUFG_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_BUFG_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_BUFG_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_BUFG_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_BUFG_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_BUFG_LOGIC_OUTS_B0_0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_BUFG_LOGIC_OUTS_B1_0", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_BUFG_LOGIC_OUTS_B2_0", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_BUFG_LOGIC_OUTS_B3_0", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CLK_BUFG_LOGIC_OUTS_B4_0", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CLK_BUFG_LOGIC_OUTS_B5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_BUFG_LOGIC_OUTS_B6_0", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_BUFG_LOGIC_OUTS_B7_0", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CLK_HROW_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_LH1_0", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_0", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_0", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_0", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_0", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_0", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_0", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_0", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_0", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_0", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_0", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_0", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CLK_BUFG_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_3", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_3", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_3", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_3", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_3", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_3", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_3", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_3", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_3", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_3", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_3", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_3", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_3", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_3", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_3", "VBRK_LH1" ], [ "CLK_HROW_LH2_3", "VBRK_LH2" ], [ "CLK_HROW_LH3_3", "VBRK_LH3" ], [ "CLK_HROW_LH4_3", "VBRK_LH4" ], [ "CLK_HROW_LH5_3", "VBRK_LH5" ], [ "CLK_HROW_LH6_3", "VBRK_LH6" ], [ "CLK_HROW_LH7_3", "VBRK_LH7" ], [ "CLK_HROW_LH8_3", "VBRK_LH8" ], [ "CLK_HROW_LH9_3", "VBRK_LH9" ], [ "CLK_HROW_LH10_3", "VBRK_LH10" ], [ "CLK_HROW_LH11_3", "VBRK_LH11" ], [ "CLK_HROW_LH12_3", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_3", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_3", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_3", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_3", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_3", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_3", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_3", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_3", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_3", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_3", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_3", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_3", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_3", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_3", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_3", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_3", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_3", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_3", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_3", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_3", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_3", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_3", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_3", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_3", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_3", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_3", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_3", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_3", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_3", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_3", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_3", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_3", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_3", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_3", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_3", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_3", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_3", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_3", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_3", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_3", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_3", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_3", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_3", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_3", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_3", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_3", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_3", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_3", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_3", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_3", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_3", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_3", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_3", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_3", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_3", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_3", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_3", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_3", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_3", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_3", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_3", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_3", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_3", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_3", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_3", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_3", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_3", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_3", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_3", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CLK_BUFG_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_2", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_2", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_2", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_2", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_2", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_2", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_2", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_2", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_2", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_2", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_2", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_2", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_2", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_2", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_2", "VBRK_LH1" ], [ "CLK_HROW_LH2_2", "VBRK_LH2" ], [ "CLK_HROW_LH3_2", "VBRK_LH3" ], [ "CLK_HROW_LH4_2", "VBRK_LH4" ], [ "CLK_HROW_LH5_2", "VBRK_LH5" ], [ "CLK_HROW_LH6_2", "VBRK_LH6" ], [ "CLK_HROW_LH7_2", "VBRK_LH7" ], [ "CLK_HROW_LH8_2", "VBRK_LH8" ], [ "CLK_HROW_LH9_2", "VBRK_LH9" ], [ "CLK_HROW_LH10_2", "VBRK_LH10" ], [ "CLK_HROW_LH11_2", "VBRK_LH11" ], [ "CLK_HROW_LH12_2", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_2", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_2", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_2", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_2", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_2", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_2", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_2", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_2", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_2", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_2", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_2", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_2", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_2", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_2", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_2", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_2", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_2", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_2", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_2", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_2", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_2", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_2", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_2", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_2", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_2", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_2", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_2", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_2", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_2", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_2", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_2", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_2", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_2", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_2", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_2", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_2", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_2", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_2", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_2", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_2", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_2", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_2", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_2", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_2", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_2", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_2", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_2", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_2", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_2", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_2", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_2", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_2", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_2", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_2", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_2", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_2", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_2", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_2", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_2", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_2", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_2", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_2", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_2", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_2", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_2", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_2", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_2", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_2", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_2", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CLK_BUFG_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_1", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_1", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_1", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_1", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_1", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_1", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_1", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_1", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_1", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_1", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_1", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_1", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_1", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_1", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_1", "VBRK_LH1" ], [ "CLK_HROW_LH2_1", "VBRK_LH2" ], [ "CLK_HROW_LH3_1", "VBRK_LH3" ], [ "CLK_HROW_LH4_1", "VBRK_LH4" ], [ "CLK_HROW_LH5_1", "VBRK_LH5" ], [ "CLK_HROW_LH6_1", "VBRK_LH6" ], [ "CLK_HROW_LH7_1", "VBRK_LH7" ], [ "CLK_HROW_LH8_1", "VBRK_LH8" ], [ "CLK_HROW_LH9_1", "VBRK_LH9" ], [ "CLK_HROW_LH10_1", "VBRK_LH10" ], [ "CLK_HROW_LH11_1", "VBRK_LH11" ], [ "CLK_HROW_LH12_1", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_1", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_1", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_1", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_1", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_1", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_1", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_1", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_1", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_1", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_1", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_1", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_1", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_1", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_1", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_1", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_1", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_1", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_1", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_1", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_1", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_1", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_1", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_1", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_1", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_1", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_1", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_1", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_1", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_1", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_1", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_1", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_1", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_1", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_1", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_1", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_1", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_1", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_1", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_1", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_1", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_1", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_1", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_1", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_1", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_1", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_1", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_1", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_1", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_1", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_1", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_1", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_1", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_1", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_1", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_1", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_1", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_1", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_1", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_1", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_1", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_1", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_1", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_1", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_1", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_1", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_1", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_1", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_1", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_1", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_BUFG_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_0", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_0", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_0", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_0", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_0", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_0", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_0", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_0", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_0", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_0", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_0", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_0", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_0", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_0", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_0", "VBRK_LH1" ], [ "CLK_HROW_LH2_0", "VBRK_LH2" ], [ "CLK_HROW_LH3_0", "VBRK_LH3" ], [ "CLK_HROW_LH4_0", "VBRK_LH4" ], [ "CLK_HROW_LH5_0", "VBRK_LH5" ], [ "CLK_HROW_LH6_0", "VBRK_LH6" ], [ "CLK_HROW_LH7_0", "VBRK_LH7" ], [ "CLK_HROW_LH8_0", "VBRK_LH8" ], [ "CLK_HROW_LH9_0", "VBRK_LH9" ], [ "CLK_HROW_LH10_0", "VBRK_LH10" ], [ "CLK_HROW_LH11_0", "VBRK_LH11" ], [ "CLK_HROW_LH12_0", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_0", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_0", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_0", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_0", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_0", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_0", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_0", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_0", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_0", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_0", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_0", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_0", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_0", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_0", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_0", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_0", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_0", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_0", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_0", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_0", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_0", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_0", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_0", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_0", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_0", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_0", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_0", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_0", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_0", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_0", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_0", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_0", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_0", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_0", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_0", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_0", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_0", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_0", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_0", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_0", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_0", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_0", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_0", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_0", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_0", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_0", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_0", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_0", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_0", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_0", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_0", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_0", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_0", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_0", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_0", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_0", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_0", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_0", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_0", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_0", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_0", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_0", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_0", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_0", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_0", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_0", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_0", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_0", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_0", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_FEED", "CLK_FEED" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "CLK_FEED", "CLK_HROW_BOT_R" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_HROW_BOT_R_CK_BUFG_CASCIN0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_HROW_BOT_R_CK_BUFG_CASCIN1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_HROW_BOT_R_CK_BUFG_CASCIN2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_HROW_BOT_R_CK_BUFG_CASCIN3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_HROW_BOT_R_CK_BUFG_CASCIN4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_HROW_BOT_R_CK_BUFG_CASCIN5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_HROW_BOT_R_CK_BUFG_CASCIN6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_HROW_BOT_R_CK_BUFG_CASCIN7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_HROW_BOT_R_CK_BUFG_CASCIN8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_HROW_BOT_R_CK_BUFG_CASCIN9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_HROW_BOT_R_CK_BUFG_CASCIN10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_HROW_BOT_R_CK_BUFG_CASCIN11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_HROW_BOT_R_CK_BUFG_CASCIN12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_HROW_BOT_R_CK_BUFG_CASCIN13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_HROW_BOT_R_CK_BUFG_CASCIN14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_HROW_BOT_R_CK_BUFG_CASCIN15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_HROW_BOT_R_CK_BUFG_CASCIN16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_HROW_BOT_R_CK_BUFG_CASCIN17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_HROW_BOT_R_CK_BUFG_CASCIN18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_HROW_BOT_R_CK_BUFG_CASCIN19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_HROW_BOT_R_CK_BUFG_CASCIN20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_HROW_BOT_R_CK_BUFG_CASCIN21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_HROW_BOT_R_CK_BUFG_CASCIN22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_HROW_BOT_R_CK_BUFG_CASCIN23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_HROW_BOT_R_CK_BUFG_CASCIN24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_HROW_BOT_R_CK_BUFG_CASCIN25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_HROW_BOT_R_CK_BUFG_CASCIN26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_HROW_BOT_R_CK_BUFG_CASCIN27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_HROW_BOT_R_CK_BUFG_CASCIN28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_HROW_BOT_R_CK_BUFG_CASCIN29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_HROW_BOT_R_CK_BUFG_CASCIN30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_HROW_BOT_R_CK_BUFG_CASCIN31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_HROW_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_HROW_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_HROW_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_HROW_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_HROW_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_HROW_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_HROW_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_HROW_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_HROW_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_HROW_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_HROW_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_HROW_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_HROW_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_HROW_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_HROW_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_HROW_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_HROW_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_HROW_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_HROW_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_HROW_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_HROW_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_HROW_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_HROW_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_HROW_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_HROW_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_HROW_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_HROW_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_HROW_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_HROW_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_HROW_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_HROW_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_HROW_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "CLK_FEED", "CLK_HROW_BOT_R" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_HROW_BOT_R_CK_BUFG_CASCO0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_HROW_BOT_R_CK_BUFG_CASCO1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_HROW_BOT_R_CK_BUFG_CASCO2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_HROW_BOT_R_CK_BUFG_CASCO3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_HROW_BOT_R_CK_BUFG_CASCO4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_HROW_BOT_R_CK_BUFG_CASCO5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_HROW_BOT_R_CK_BUFG_CASCO6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_HROW_BOT_R_CK_BUFG_CASCO7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_HROW_BOT_R_CK_BUFG_CASCO8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_HROW_BOT_R_CK_BUFG_CASCO9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_HROW_BOT_R_CK_BUFG_CASCO10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_HROW_BOT_R_CK_BUFG_CASCO11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_HROW_BOT_R_CK_BUFG_CASCO12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_HROW_BOT_R_CK_BUFG_CASCO13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_HROW_BOT_R_CK_BUFG_CASCO14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_HROW_BOT_R_CK_BUFG_CASCO15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_HROW_BOT_R_CK_BUFG_CASCO16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_HROW_BOT_R_CK_BUFG_CASCO17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_HROW_BOT_R_CK_BUFG_CASCO18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_HROW_BOT_R_CK_BUFG_CASCO19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_HROW_BOT_R_CK_BUFG_CASCO20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_HROW_BOT_R_CK_BUFG_CASCO21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_HROW_BOT_R_CK_BUFG_CASCO22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_HROW_BOT_R_CK_BUFG_CASCO23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_HROW_BOT_R_CK_BUFG_CASCO24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_HROW_BOT_R_CK_BUFG_CASCO25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_HROW_BOT_R_CK_BUFG_CASCO26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_HROW_BOT_R_CK_BUFG_CASCO27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_HROW_BOT_R_CK_BUFG_CASCO28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_HROW_BOT_R_CK_BUFG_CASCO29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_HROW_BOT_R_CK_BUFG_CASCO30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_HROW_BOT_R_CK_BUFG_CASCO31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_HROW_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_HROW_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_HROW_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_HROW_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_HROW_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_HROW_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_HROW_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_HROW_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_HROW_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_HROW_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_HROW_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_HROW_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_HROW_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_HROW_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_HROW_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_HROW_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_HROW_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_HROW_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_HROW_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_HROW_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_HROW_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_HROW_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_HROW_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_HROW_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_HROW_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_HROW_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_HROW_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_HROW_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_HROW_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_HROW_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_HROW_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_HROW_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "CLK_FEED", "CLK_HROW_TOP_R" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_HROW_TOP_R_CK_BUFG_CASCO0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_HROW_TOP_R_CK_BUFG_CASCO1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_HROW_TOP_R_CK_BUFG_CASCO2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_HROW_TOP_R_CK_BUFG_CASCO3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_HROW_TOP_R_CK_BUFG_CASCO4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_HROW_TOP_R_CK_BUFG_CASCO5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_HROW_TOP_R_CK_BUFG_CASCO6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_HROW_TOP_R_CK_BUFG_CASCO7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_HROW_TOP_R_CK_BUFG_CASCO8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_HROW_TOP_R_CK_BUFG_CASCO9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_HROW_TOP_R_CK_BUFG_CASCO10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_HROW_TOP_R_CK_BUFG_CASCO11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_HROW_TOP_R_CK_BUFG_CASCO12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_HROW_TOP_R_CK_BUFG_CASCO13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_HROW_TOP_R_CK_BUFG_CASCO14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_HROW_TOP_R_CK_BUFG_CASCO15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_HROW_TOP_R_CK_BUFG_CASCO16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_HROW_TOP_R_CK_BUFG_CASCO17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_HROW_TOP_R_CK_BUFG_CASCO18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_HROW_TOP_R_CK_BUFG_CASCO19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_HROW_TOP_R_CK_BUFG_CASCO20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_HROW_TOP_R_CK_BUFG_CASCO21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_HROW_TOP_R_CK_BUFG_CASCO22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_HROW_TOP_R_CK_BUFG_CASCO23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_HROW_TOP_R_CK_BUFG_CASCO24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_HROW_TOP_R_CK_BUFG_CASCO25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_HROW_TOP_R_CK_BUFG_CASCO26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_HROW_TOP_R_CK_BUFG_CASCO27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_HROW_TOP_R_CK_BUFG_CASCO28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_HROW_TOP_R_CK_BUFG_CASCO29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_HROW_TOP_R_CK_BUFG_CASCO30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_HROW_TOP_R_CK_BUFG_CASCO31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_HROW_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_HROW_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_HROW_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_HROW_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_HROW_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_HROW_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_HROW_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_HROW_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_HROW_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_HROW_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_HROW_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_HROW_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_HROW_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_HROW_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_HROW_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_HROW_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_HROW_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_HROW_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_HROW_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_HROW_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_HROW_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_HROW_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_HROW_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_HROW_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_HROW_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_HROW_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_HROW_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_HROW_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_HROW_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_HROW_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_HROW_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_HROW_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "CLK_FEED", "CLK_HROW_TOP_R" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_HROW_TOP_R_CK_BUFG_CASCIN0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_HROW_TOP_R_CK_BUFG_CASCIN1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_HROW_TOP_R_CK_BUFG_CASCIN2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_HROW_TOP_R_CK_BUFG_CASCIN3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_HROW_TOP_R_CK_BUFG_CASCIN4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_HROW_TOP_R_CK_BUFG_CASCIN5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_HROW_TOP_R_CK_BUFG_CASCIN6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_HROW_TOP_R_CK_BUFG_CASCIN7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_HROW_TOP_R_CK_BUFG_CASCIN8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_HROW_TOP_R_CK_BUFG_CASCIN9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_HROW_TOP_R_CK_BUFG_CASCIN10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_HROW_TOP_R_CK_BUFG_CASCIN11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_HROW_TOP_R_CK_BUFG_CASCIN12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_HROW_TOP_R_CK_BUFG_CASCIN13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_HROW_TOP_R_CK_BUFG_CASCIN14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_HROW_TOP_R_CK_BUFG_CASCIN15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_HROW_TOP_R_CK_BUFG_CASCIN16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_HROW_TOP_R_CK_BUFG_CASCIN17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_HROW_TOP_R_CK_BUFG_CASCIN18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_HROW_TOP_R_CK_BUFG_CASCIN19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_HROW_TOP_R_CK_BUFG_CASCIN20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_HROW_TOP_R_CK_BUFG_CASCIN21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_HROW_TOP_R_CK_BUFG_CASCIN22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_HROW_TOP_R_CK_BUFG_CASCIN23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_HROW_TOP_R_CK_BUFG_CASCIN24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_HROW_TOP_R_CK_BUFG_CASCIN25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_HROW_TOP_R_CK_BUFG_CASCIN26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_HROW_TOP_R_CK_BUFG_CASCIN27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_HROW_TOP_R_CK_BUFG_CASCIN28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_HROW_TOP_R_CK_BUFG_CASCIN29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_HROW_TOP_R_CK_BUFG_CASCIN30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_HROW_TOP_R_CK_BUFG_CASCIN31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_HROW_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_HROW_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_HROW_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_HROW_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_HROW_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_HROW_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_HROW_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_HROW_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_HROW_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_HROW_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_HROW_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_HROW_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_HROW_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_HROW_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_HROW_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_HROW_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_HROW_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_HROW_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_HROW_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_HROW_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_HROW_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_HROW_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_HROW_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_HROW_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_HROW_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_HROW_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_HROW_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_HROW_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_HROW_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_HROW_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_HROW_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_HROW_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLK_FEED", "CLK_MTBF2" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLK_FEED", "CLK_PMV" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_PMV_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_PMV_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_PMV_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_PMV_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_PMV_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_PMV_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_PMV_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_PMV_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_PMV_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_PMV_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_PMV_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_PMV_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_PMV_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_PMV_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_PMV_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_PMV_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_PMV_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_PMV_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_PMV_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_PMV_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_PMV_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_PMV_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_PMV_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_PMV_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_PMV_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_PMV_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_PMV_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_PMV_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_PMV_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_PMV_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_PMV_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_PMV_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_PMV_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_PMV_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_PMV_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_PMV_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_PMV_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_PMV_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_PMV_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_PMV_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_PMV_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_PMV_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_PMV_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_PMV_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_PMV_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_PMV_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_PMV_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_PMV_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_PMV_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_PMV_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_PMV_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_PMV_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_PMV_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_PMV_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_PMV_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_PMV_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_PMV_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_PMV_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_PMV_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_PMV_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_PMV_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_PMV_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_PMV_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_PMV_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 7 ], "tile_types": [ "CLK_FEED", "CLK_PMV" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_PMV_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_PMV_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_PMV_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_PMV_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_PMV_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_PMV_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_PMV_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_PMV_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_PMV_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_PMV_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_PMV_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_PMV_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_PMV_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_PMV_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_PMV_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_PMV_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_PMV_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_PMV_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_PMV_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_PMV_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_PMV_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_PMV_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_PMV_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_PMV_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_PMV_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_PMV_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_PMV_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_PMV_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_PMV_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_PMV_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_PMV_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_PMV_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_PMV_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_PMV_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_PMV_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_PMV_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_PMV_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_PMV_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_PMV_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_PMV_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_PMV_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_PMV_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_PMV_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_PMV_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_PMV_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_PMV_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_PMV_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_PMV_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_PMV_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_PMV_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_PMV_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_PMV_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_PMV_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_PMV_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_PMV_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_PMV_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_PMV_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_PMV_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_PMV_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_PMV_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_PMV_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_PMV_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_PMV_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_PMV_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLK_FEED", "CLK_PMV2" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_FEED", "CLK_PMV2" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLK_FEED", "CLK_PMV2_SVT" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_FEED", "CLK_PMV2_SVT" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLK_FEED", "CLK_PMVIOB" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_FEED", "CLK_PMVIOB" ], "wire_pairs": [ [ "CLK_FEED_R_CK_BUFG_CASC0", "CLK_FEED_R_CK_BUFG_CASC0" ], [ "CLK_FEED_R_CK_BUFG_CASC1", "CLK_FEED_R_CK_BUFG_CASC1" ], [ "CLK_FEED_R_CK_BUFG_CASC2", "CLK_FEED_R_CK_BUFG_CASC2" ], [ "CLK_FEED_R_CK_BUFG_CASC3", "CLK_FEED_R_CK_BUFG_CASC3" ], [ "CLK_FEED_R_CK_BUFG_CASC4", "CLK_FEED_R_CK_BUFG_CASC4" ], [ "CLK_FEED_R_CK_BUFG_CASC5", "CLK_FEED_R_CK_BUFG_CASC5" ], [ "CLK_FEED_R_CK_BUFG_CASC6", "CLK_FEED_R_CK_BUFG_CASC6" ], [ "CLK_FEED_R_CK_BUFG_CASC7", "CLK_FEED_R_CK_BUFG_CASC7" ], [ "CLK_FEED_R_CK_BUFG_CASC8", "CLK_FEED_R_CK_BUFG_CASC8" ], [ "CLK_FEED_R_CK_BUFG_CASC9", "CLK_FEED_R_CK_BUFG_CASC9" ], [ "CLK_FEED_R_CK_BUFG_CASC10", "CLK_FEED_R_CK_BUFG_CASC10" ], [ "CLK_FEED_R_CK_BUFG_CASC11", "CLK_FEED_R_CK_BUFG_CASC11" ], [ "CLK_FEED_R_CK_BUFG_CASC12", "CLK_FEED_R_CK_BUFG_CASC12" ], [ "CLK_FEED_R_CK_BUFG_CASC13", "CLK_FEED_R_CK_BUFG_CASC13" ], [ "CLK_FEED_R_CK_BUFG_CASC14", "CLK_FEED_R_CK_BUFG_CASC14" ], [ "CLK_FEED_R_CK_BUFG_CASC15", "CLK_FEED_R_CK_BUFG_CASC15" ], [ "CLK_FEED_R_CK_BUFG_CASC16", "CLK_FEED_R_CK_BUFG_CASC16" ], [ "CLK_FEED_R_CK_BUFG_CASC17", "CLK_FEED_R_CK_BUFG_CASC17" ], [ "CLK_FEED_R_CK_BUFG_CASC18", "CLK_FEED_R_CK_BUFG_CASC18" ], [ "CLK_FEED_R_CK_BUFG_CASC19", "CLK_FEED_R_CK_BUFG_CASC19" ], [ "CLK_FEED_R_CK_BUFG_CASC20", "CLK_FEED_R_CK_BUFG_CASC20" ], [ "CLK_FEED_R_CK_BUFG_CASC21", "CLK_FEED_R_CK_BUFG_CASC21" ], [ "CLK_FEED_R_CK_BUFG_CASC22", "CLK_FEED_R_CK_BUFG_CASC22" ], [ "CLK_FEED_R_CK_BUFG_CASC23", "CLK_FEED_R_CK_BUFG_CASC23" ], [ "CLK_FEED_R_CK_BUFG_CASC24", "CLK_FEED_R_CK_BUFG_CASC24" ], [ "CLK_FEED_R_CK_BUFG_CASC25", "CLK_FEED_R_CK_BUFG_CASC25" ], [ "CLK_FEED_R_CK_BUFG_CASC26", "CLK_FEED_R_CK_BUFG_CASC26" ], [ "CLK_FEED_R_CK_BUFG_CASC27", "CLK_FEED_R_CK_BUFG_CASC27" ], [ "CLK_FEED_R_CK_BUFG_CASC28", "CLK_FEED_R_CK_BUFG_CASC28" ], [ "CLK_FEED_R_CK_BUFG_CASC29", "CLK_FEED_R_CK_BUFG_CASC29" ], [ "CLK_FEED_R_CK_BUFG_CASC30", "CLK_FEED_R_CK_BUFG_CASC30" ], [ "CLK_FEED_R_CK_BUFG_CASC31", "CLK_FEED_R_CK_BUFG_CASC31" ], [ "CLK_FEED_R_CK_GCLK0", "CLK_FEED_R_CK_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_FEED_R_CK_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_FEED_R_CK_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_FEED_R_CK_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_FEED_R_CK_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_FEED_R_CK_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_FEED_R_CK_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_FEED_R_CK_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_FEED_R_CK_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_FEED_R_CK_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_FEED_R_CK_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_FEED_R_CK_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_FEED_R_CK_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_FEED_R_CK_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_FEED_R_CK_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_FEED_R_CK_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_FEED_R_CK_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_FEED_R_CK_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_FEED_R_CK_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_FEED_R_CK_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_FEED_R_CK_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_FEED_R_CK_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_FEED_R_CK_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_FEED_R_CK_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_FEED_R_CK_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_FEED_R_CK_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_FEED_R_CK_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_FEED_R_CK_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_FEED_R_CK_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_FEED_R_CK_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_FEED_R_CK_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_FEED_R_CK_GCLK31" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "CLK_FEED", "CLK_TERM" ], "wire_pairs": [ [ "CLK_FEED_R_CK_GCLK0", "CLK_TERM_R_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_TERM_R_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_TERM_R_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_TERM_R_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_TERM_R_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_TERM_R_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_TERM_R_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_TERM_R_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_TERM_R_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_TERM_R_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_TERM_R_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_TERM_R_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_TERM_R_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_TERM_R_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_TERM_R_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_TERM_R_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_TERM_R_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_TERM_R_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_TERM_R_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_TERM_R_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_TERM_R_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_TERM_R_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_TERM_R_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_TERM_R_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_TERM_R_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_TERM_R_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_TERM_R_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_TERM_R_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_TERM_R_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_TERM_R_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_TERM_R_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_TERM_R_GCLK31" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "CLK_FEED", "CLK_TERM" ], "wire_pairs": [ [ "CLK_FEED_R_CK_GCLK0", "CLK_TERM_R_GCLK0" ], [ "CLK_FEED_R_CK_GCLK1", "CLK_TERM_R_GCLK1" ], [ "CLK_FEED_R_CK_GCLK2", "CLK_TERM_R_GCLK2" ], [ "CLK_FEED_R_CK_GCLK3", "CLK_TERM_R_GCLK3" ], [ "CLK_FEED_R_CK_GCLK4", "CLK_TERM_R_GCLK4" ], [ "CLK_FEED_R_CK_GCLK5", "CLK_TERM_R_GCLK5" ], [ "CLK_FEED_R_CK_GCLK6", "CLK_TERM_R_GCLK6" ], [ "CLK_FEED_R_CK_GCLK7", "CLK_TERM_R_GCLK7" ], [ "CLK_FEED_R_CK_GCLK8", "CLK_TERM_R_GCLK8" ], [ "CLK_FEED_R_CK_GCLK9", "CLK_TERM_R_GCLK9" ], [ "CLK_FEED_R_CK_GCLK10", "CLK_TERM_R_GCLK10" ], [ "CLK_FEED_R_CK_GCLK11", "CLK_TERM_R_GCLK11" ], [ "CLK_FEED_R_CK_GCLK12", "CLK_TERM_R_GCLK12" ], [ "CLK_FEED_R_CK_GCLK13", "CLK_TERM_R_GCLK13" ], [ "CLK_FEED_R_CK_GCLK14", "CLK_TERM_R_GCLK14" ], [ "CLK_FEED_R_CK_GCLK15", "CLK_TERM_R_GCLK15" ], [ "CLK_FEED_R_CK_GCLK16", "CLK_TERM_R_GCLK16" ], [ "CLK_FEED_R_CK_GCLK17", "CLK_TERM_R_GCLK17" ], [ "CLK_FEED_R_CK_GCLK18", "CLK_TERM_R_GCLK18" ], [ "CLK_FEED_R_CK_GCLK19", "CLK_TERM_R_GCLK19" ], [ "CLK_FEED_R_CK_GCLK20", "CLK_TERM_R_GCLK20" ], [ "CLK_FEED_R_CK_GCLK21", "CLK_TERM_R_GCLK21" ], [ "CLK_FEED_R_CK_GCLK22", "CLK_TERM_R_GCLK22" ], [ "CLK_FEED_R_CK_GCLK23", "CLK_TERM_R_GCLK23" ], [ "CLK_FEED_R_CK_GCLK24", "CLK_TERM_R_GCLK24" ], [ "CLK_FEED_R_CK_GCLK25", "CLK_TERM_R_GCLK25" ], [ "CLK_FEED_R_CK_GCLK26", "CLK_TERM_R_GCLK26" ], [ "CLK_FEED_R_CK_GCLK27", "CLK_TERM_R_GCLK27" ], [ "CLK_FEED_R_CK_GCLK28", "CLK_TERM_R_GCLK28" ], [ "CLK_FEED_R_CK_GCLK29", "CLK_TERM_R_GCLK29" ], [ "CLK_FEED_R_CK_GCLK30", "CLK_TERM_R_GCLK30" ], [ "CLK_FEED_R_CK_GCLK31", "CLK_TERM_R_GCLK31" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_FEED", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CLK_FEED_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CLK_FEED_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CLK_FEED_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CLK_FEED_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_FEED_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CLK_FEED_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CLK_FEED_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CLK_FEED_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CLK_FEED_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CLK_FEED_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CLK_FEED_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CLK_FEED_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CLK_FEED_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_FEED_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CLK_FEED_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CLK_FEED_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CLK_FEED_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CLK_FEED_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_FEED_LH1", "INT_INTERFACE_LH1" ], [ "CLK_FEED_LH2", "INT_INTERFACE_LH2" ], [ "CLK_FEED_LH3", "INT_INTERFACE_LH3" ], [ "CLK_FEED_LH4", "INT_INTERFACE_LH4" ], [ "CLK_FEED_LH5", "INT_INTERFACE_LH5" ], [ "CLK_FEED_LH6", "INT_INTERFACE_LH6" ], [ "CLK_FEED_LH7", "INT_INTERFACE_LH7" ], [ "CLK_FEED_LH8", "INT_INTERFACE_LH8" ], [ "CLK_FEED_LH9", "INT_INTERFACE_LH9" ], [ "CLK_FEED_LH10", "INT_INTERFACE_LH10" ], [ "CLK_FEED_LH11", "INT_INTERFACE_LH11" ], [ "CLK_FEED_LH12", "INT_INTERFACE_LH12" ], [ "CLK_FEED_MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "CLK_FEED_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CLK_FEED_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CLK_FEED_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CLK_FEED_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CLK_FEED_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_FEED_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CLK_FEED_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CLK_FEED_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CLK_FEED_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CLK_FEED_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CLK_FEED_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CLK_FEED_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CLK_FEED_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CLK_FEED_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CLK_FEED_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CLK_FEED_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CLK_FEED_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CLK_FEED_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CLK_FEED_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CLK_FEED_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CLK_FEED_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CLK_FEED_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CLK_FEED_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CLK_FEED_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CLK_FEED_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CLK_FEED_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_FEED_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CLK_FEED_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CLK_FEED_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CLK_FEED_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CLK_FEED_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CLK_FEED_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CLK_FEED_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CLK_FEED_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CLK_FEED_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CLK_FEED_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CLK_FEED_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CLK_FEED_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CLK_FEED_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CLK_FEED_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CLK_FEED_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CLK_FEED_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CLK_FEED_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CLK_FEED_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CLK_FEED_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CLK_FEED_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CLK_FEED_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CLK_FEED_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CLK_FEED_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CLK_FEED_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CLK_FEED_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CLK_FEED_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CLK_FEED_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CLK_FEED_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CLK_FEED_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CLK_FEED_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CLK_FEED_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CLK_FEED_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CLK_FEED_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CLK_FEED_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CLK_FEED_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CLK_FEED_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CLK_FEED_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CLK_FEED_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CLK_FEED_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CLK_FEED_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CLK_FEED_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CLK_FEED_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CLK_FEED_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CLK_FEED_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CLK_FEED_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CLK_FEED_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CLK_FEED_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CLK_FEED_WW4END3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_FEED", "VBRK" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "VBRK_EE2A0" ], [ "CLK_FEED_EE2A1", "VBRK_EE2A1" ], [ "CLK_FEED_EE2A2", "VBRK_EE2A2" ], [ "CLK_FEED_EE2A3", "VBRK_EE2A3" ], [ "CLK_FEED_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLK_FEED_EE4A0", "VBRK_EE4A0" ], [ "CLK_FEED_EE4A1", "VBRK_EE4A1" ], [ "CLK_FEED_EE4A2", "VBRK_EE4A2" ], [ "CLK_FEED_EE4A3", "VBRK_EE4A3" ], [ "CLK_FEED_EE4B0", "VBRK_EE4B0" ], [ "CLK_FEED_EE4B1", "VBRK_EE4B1" ], [ "CLK_FEED_EE4B2", "VBRK_EE4B2" ], [ "CLK_FEED_EE4B3", "VBRK_EE4B3" ], [ "CLK_FEED_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLK_FEED_EE4C0", "VBRK_EE4C0" ], [ "CLK_FEED_EE4C1", "VBRK_EE4C1" ], [ "CLK_FEED_EE4C2", "VBRK_EE4C2" ], [ "CLK_FEED_EE4C3", "VBRK_EE4C3" ], [ "CLK_FEED_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLK_FEED_LH1", "VBRK_LH1" ], [ "CLK_FEED_LH2", "VBRK_LH2" ], [ "CLK_FEED_LH3", "VBRK_LH3" ], [ "CLK_FEED_LH4", "VBRK_LH4" ], [ "CLK_FEED_LH5", "VBRK_LH5" ], [ "CLK_FEED_LH6", "VBRK_LH6" ], [ "CLK_FEED_LH7", "VBRK_LH7" ], [ "CLK_FEED_LH8", "VBRK_LH8" ], [ "CLK_FEED_LH9", "VBRK_LH9" ], [ "CLK_FEED_LH10", "VBRK_LH10" ], [ "CLK_FEED_LH11", "VBRK_LH11" ], [ "CLK_FEED_LH12", "VBRK_LH12" ], [ "CLK_FEED_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLK_FEED_NE2A0", "VBRK_NE2A0" ], [ "CLK_FEED_NE2A1", "VBRK_NE2A1" ], [ "CLK_FEED_NE2A2", "VBRK_NE2A2" ], [ "CLK_FEED_NE2A3", "VBRK_NE2A3" ], [ "CLK_FEED_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLK_FEED_NE4C0", "VBRK_NE4C0" ], [ "CLK_FEED_NE4C1", "VBRK_NE4C1" ], [ "CLK_FEED_NE4C2", "VBRK_NE4C2" ], [ "CLK_FEED_NE4C3", "VBRK_NE4C3" ], [ "CLK_FEED_NW2A0", "VBRK_NW2A0" ], [ "CLK_FEED_NW2A1", "VBRK_NW2A1" ], [ "CLK_FEED_NW2A2", "VBRK_NW2A2" ], [ "CLK_FEED_NW2A3", "VBRK_NW2A3" ], [ "CLK_FEED_NW4A0", "VBRK_NW4A0" ], [ "CLK_FEED_NW4A1", "VBRK_NW4A1" ], [ "CLK_FEED_NW4A2", "VBRK_NW4A2" ], [ "CLK_FEED_NW4A3", "VBRK_NW4A3" ], [ "CLK_FEED_NW4END0", "VBRK_NW4END0" ], [ "CLK_FEED_NW4END1", "VBRK_NW4END1" ], [ "CLK_FEED_NW4END2", "VBRK_NW4END2" ], [ "CLK_FEED_NW4END3", "VBRK_NW4END3" ], [ "CLK_FEED_SE2A0", "VBRK_SE2A0" ], [ "CLK_FEED_SE2A1", "VBRK_SE2A1" ], [ "CLK_FEED_SE2A2", "VBRK_SE2A2" ], [ "CLK_FEED_SE2A3", "VBRK_SE2A3" ], [ "CLK_FEED_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLK_FEED_SE4C0", "VBRK_SE4C0" ], [ "CLK_FEED_SE4C1", "VBRK_SE4C1" ], [ "CLK_FEED_SE4C2", "VBRK_SE4C2" ], [ "CLK_FEED_SE4C3", "VBRK_SE4C3" ], [ "CLK_FEED_SW2A0", "VBRK_SW2A0" ], [ "CLK_FEED_SW2A1", "VBRK_SW2A1" ], [ "CLK_FEED_SW2A2", "VBRK_SW2A2" ], [ "CLK_FEED_SW2A3", "VBRK_SW2A3" ], [ "CLK_FEED_SW4A0", "VBRK_SW4A0" ], [ "CLK_FEED_SW4A1", "VBRK_SW4A1" ], [ "CLK_FEED_SW4A2", "VBRK_SW4A2" ], [ "CLK_FEED_SW4A3", "VBRK_SW4A3" ], [ "CLK_FEED_SW4END0", "VBRK_SW4END0" ], [ "CLK_FEED_SW4END1", "VBRK_SW4END1" ], [ "CLK_FEED_SW4END2", "VBRK_SW4END2" ], [ "CLK_FEED_SW4END3", "VBRK_SW4END3" ], [ "CLK_FEED_WL1END0", "VBRK_WL1END0" ], [ "CLK_FEED_WL1END1", "VBRK_WL1END1" ], [ "CLK_FEED_WL1END2", "VBRK_WL1END2" ], [ "CLK_FEED_WL1END3", "VBRK_WL1END3" ], [ "CLK_FEED_WR1END0", "VBRK_WR1END0" ], [ "CLK_FEED_WR1END1", "VBRK_WR1END1" ], [ "CLK_FEED_WR1END2", "VBRK_WR1END2" ], [ "CLK_FEED_WR1END3", "VBRK_WR1END3" ], [ "CLK_FEED_WW2A0", "VBRK_WW2A0" ], [ "CLK_FEED_WW2A1", "VBRK_WW2A1" ], [ "CLK_FEED_WW2A2", "VBRK_WW2A2" ], [ "CLK_FEED_WW2A3", "VBRK_WW2A3" ], [ "CLK_FEED_WW2END0", "VBRK_WW2END0" ], [ "CLK_FEED_WW2END1", "VBRK_WW2END1" ], [ "CLK_FEED_WW2END2", "VBRK_WW2END2" ], [ "CLK_FEED_WW2END3", "VBRK_WW2END3" ], [ "CLK_FEED_WW4A0", "VBRK_WW4A0" ], [ "CLK_FEED_WW4A1", "VBRK_WW4A1" ], [ "CLK_FEED_WW4A2", "VBRK_WW4A2" ], [ "CLK_FEED_WW4A3", "VBRK_WW4A3" ], [ "CLK_FEED_WW4B0", "VBRK_WW4B0" ], [ "CLK_FEED_WW4B1", "VBRK_WW4B1" ], [ "CLK_FEED_WW4B2", "VBRK_WW4B2" ], [ "CLK_FEED_WW4B3", "VBRK_WW4B3" ], [ "CLK_FEED_WW4C0", "VBRK_WW4C0" ], [ "CLK_FEED_WW4C1", "VBRK_WW4C1" ], [ "CLK_FEED_WW4C2", "VBRK_WW4C2" ], [ "CLK_FEED_WW4C3", "VBRK_WW4C3" ], [ "CLK_FEED_WW4END0", "VBRK_WW4END0" ], [ "CLK_FEED_WW4END1", "VBRK_WW4END1" ], [ "CLK_FEED_WW4END2", "VBRK_WW4END2" ], [ "CLK_FEED_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_HROW_BOT_R", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "CLK_HROW_CK_BUFHCLK_L0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "CLK_HROW_CK_BUFHCLK_L1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "CLK_HROW_CK_BUFHCLK_L2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "CLK_HROW_CK_BUFHCLK_L3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "CLK_HROW_CK_BUFHCLK_L4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "CLK_HROW_CK_BUFHCLK_L5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "CLK_HROW_CK_BUFHCLK_L6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "CLK_HROW_CK_BUFHCLK_L7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "CLK_HROW_CK_BUFHCLK_L8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "CLK_HROW_CK_BUFHCLK_L9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "CLK_HROW_CK_BUFHCLK_L10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "CLK_HROW_CK_BUFHCLK_L11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "CLK_HROW_CK_BUFRCLK_L0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "CLK_HROW_CK_BUFRCLK_L1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "CLK_HROW_CK_BUFRCLK_L2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "CLK_HROW_CK_BUFRCLK_L3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "CLK_HROW_CK_IN_L0", "HCLK_INT_INTERFACE_CK_IN0" ], [ "CLK_HROW_CK_IN_L1", "HCLK_INT_INTERFACE_CK_IN1" ], [ "CLK_HROW_CK_IN_L2", "HCLK_INT_INTERFACE_CK_IN2" ], [ "CLK_HROW_CK_IN_L3", "HCLK_INT_INTERFACE_CK_IN3" ], [ "CLK_HROW_CK_IN_L4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "CLK_HROW_CK_IN_L5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "CLK_HROW_CK_IN_L6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "CLK_HROW_CK_IN_L7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "CLK_HROW_CK_IN_L8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "CLK_HROW_CK_IN_L9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "CLK_HROW_CK_IN_L10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "CLK_HROW_CK_IN_L11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "CLK_HROW_CK_IN_L12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "CLK_HROW_CK_IN_L13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_HROW_BOT_R", "HCLK_VBRK" ], "wire_pairs": [ [ "CLK_HROW_CK_BUFHCLK_R0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "CLK_HROW_CK_BUFHCLK_R1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "CLK_HROW_CK_BUFHCLK_R2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "CLK_HROW_CK_BUFHCLK_R3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "CLK_HROW_CK_BUFHCLK_R4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "CLK_HROW_CK_BUFHCLK_R5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "CLK_HROW_CK_BUFHCLK_R6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "CLK_HROW_CK_BUFHCLK_R7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "CLK_HROW_CK_BUFHCLK_R8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "CLK_HROW_CK_BUFHCLK_R9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "CLK_HROW_CK_BUFHCLK_R10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "CLK_HROW_CK_BUFHCLK_R11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "CLK_HROW_CK_BUFRCLK_R0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "CLK_HROW_CK_BUFRCLK_R1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "CLK_HROW_CK_BUFRCLK_R2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "CLK_HROW_CK_BUFRCLK_R3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "CLK_HROW_CK_IN_R0", "HCLK_VBRK_MUX_CLK0" ], [ "CLK_HROW_CK_IN_R1", "HCLK_VBRK_MUX_CLK1" ], [ "CLK_HROW_CK_IN_R2", "HCLK_VBRK_MUX_CLK2" ], [ "CLK_HROW_CK_IN_R3", "HCLK_VBRK_MUX_CLK3" ], [ "CLK_HROW_CK_IN_R4", "HCLK_VBRK_MUX_CLK4" ], [ "CLK_HROW_CK_IN_R5", "HCLK_VBRK_MUX_CLK5" ], [ "CLK_HROW_CK_IN_R6", "HCLK_VBRK_MUX_CLK6" ], [ "CLK_HROW_CK_IN_R7", "HCLK_VBRK_MUX_CLK7" ], [ "CLK_HROW_CK_IN_R8", "HCLK_VBRK_MUX_CLK8" ], [ "CLK_HROW_CK_IN_R9", "HCLK_VBRK_MUX_CLK9" ], [ "CLK_HROW_CK_IN_R10", "HCLK_VBRK_MUX_CLK10" ], [ "CLK_HROW_CK_IN_R11", "HCLK_VBRK_MUX_CLK11" ], [ "CLK_HROW_CK_IN_R12", "HCLK_VBRK_MUX_CLK12" ], [ "CLK_HROW_CK_IN_R13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_7", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_7", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_7", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_7", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_7", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_7", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_7", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_7", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_7", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_7", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_7", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_7", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_7", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_7", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_7", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_7", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_7", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_7", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_7", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_7", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_7", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_7", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_7", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_7", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_7", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_7", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_7", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_7", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_7", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_7", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_7", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_7", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_7", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_7", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_7", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_7", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_7", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_7", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_7", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_7", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_7", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_7", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_7", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_7", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_7", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_7", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_7", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_7", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_7", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_7", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_7", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_7", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_7", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_7", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_7", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_7", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_7", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_7", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_7", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_7", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_7", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_7", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_7", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_7", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_7", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_7", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_7", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_7", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_7", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_7", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_7", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_7", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_7", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_7", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_7", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_7", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_7", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_7", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_7", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_7", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_7", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_7", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_7", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_7", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_7", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_7", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_7", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_7", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_7", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_7", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_7", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_7", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_7", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_7", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_7", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_7", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_7", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_7", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_7", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_7", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_7", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_7", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_7", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_7", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_7", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_7", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_7", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_7", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_7", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_7", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_7", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_7", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_7", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_7", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_7", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_7", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_7", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_7", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_7", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_7", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_7", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_7", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_7", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_7", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_7", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_7", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_7", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_7", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_7", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_7", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_7", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_7", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_7", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_7", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_7", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_7", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_7", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_7", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_7", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_7", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_7", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_7", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_7", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_7", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_7", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_7", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_7", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_7", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_7", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_7", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_7", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_7", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_7", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_7", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_7", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_7", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_7", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_7", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_7", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_7", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_7", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_7", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_7", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_7", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_7", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_7", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_7", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_7", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_7", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_7", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_7", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_7", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_7", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_7", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_7", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_7", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_7", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_7", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_7", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_7", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_7", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_7", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_7", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_7", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_7", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_7", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_7", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_7", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_7", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_7", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_7", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_7", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_6", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_6", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_6", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_6", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_6", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_6", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_6", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_6", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_6", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_6", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_6", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_6", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_6", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_6", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_6", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_6", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_6", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_6", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_6", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_6", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_6", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_6", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_6", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_6", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_6", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_6", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_6", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_6", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_6", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_6", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_6", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_6", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_6", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_6", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_6", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_6", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_6", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_6", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_6", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_6", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_6", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_6", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_6", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_6", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_6", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_6", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_6", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_6", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_6", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_6", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_6", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_6", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_6", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_6", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_6", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_6", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_6", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_6", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_6", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_6", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_6", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_6", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_6", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_6", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_6", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_6", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_6", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_6", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_6", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_6", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_6", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_6", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_6", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_6", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_6", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_6", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_6", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_6", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_6", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_6", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_6", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_6", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_6", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_5", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_5", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_5", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_5", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_5", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_5", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_5", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_5", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_5", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_5", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_5", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_5", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_5", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_5", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_5", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_5", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_5", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_5", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_5", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_5", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_5", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_5", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_5", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_5", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_5", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_5", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_5", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_5", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_5", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_5", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_5", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_5", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_5", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_5", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_5", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_5", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_5", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_5", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_5", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_5", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_5", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_5", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_5", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_5", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_5", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_5", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_5", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_5", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_5", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_5", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_5", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_5", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_5", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_5", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_5", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_5", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_5", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_5", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_5", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_5", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_5", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_5", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_5", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_5", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_5", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_5", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_5", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_5", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_5", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_5", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_5", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_5", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_5", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_5", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_5", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_5", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_5", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_5", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_5", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_5", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_4", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_4", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_4", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_4", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_4", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_4", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_4", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_4", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_4", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_4", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_4", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_4", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_4", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_4", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_4", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_4", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_4", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_4", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_4", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_4", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_4", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_4", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_4", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_4", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_4", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_4", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_4", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_4", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_4", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_4", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_3", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_3", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_3", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_3", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_3", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_3", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_3", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_3", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_3", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_3", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_3", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_3", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_2", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_2", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_2", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_2", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_2", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_2", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_2", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_2", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_2", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_2", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_2", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_2", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_1", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_1", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_1", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_1", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_1", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_1", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_1", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_1", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_1", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_1", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_1", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_1", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CLK_HROW_BOT_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_0", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_0", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_0", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_0", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_0", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_0", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_0", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_0", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_0", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_0", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_0", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_0", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_7", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_7", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_7", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_7", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_7", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_7", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_7", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_7", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_7", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_7", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_7", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_7", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_7", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_7", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_7", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_7", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_7", "VBRK_LH1" ], [ "CLK_HROW_LH2_7", "VBRK_LH2" ], [ "CLK_HROW_LH3_7", "VBRK_LH3" ], [ "CLK_HROW_LH4_7", "VBRK_LH4" ], [ "CLK_HROW_LH5_7", "VBRK_LH5" ], [ "CLK_HROW_LH6_7", "VBRK_LH6" ], [ "CLK_HROW_LH7_7", "VBRK_LH7" ], [ "CLK_HROW_LH8_7", "VBRK_LH8" ], [ "CLK_HROW_LH9_7", "VBRK_LH9" ], [ "CLK_HROW_LH10_7", "VBRK_LH10" ], [ "CLK_HROW_LH11_7", "VBRK_LH11" ], [ "CLK_HROW_LH12_7", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_7", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_7", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_7", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_7", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_7", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_7", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_7", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_7", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_7", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_7", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_7", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_7", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_7", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_7", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_7", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_7", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_7", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_7", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_7", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_7", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_7", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_7", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_7", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_7", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_7", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_7", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_7", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_7", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_7", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_7", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_7", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_7", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_7", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_7", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_7", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_7", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_7", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_7", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_7", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_7", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_7", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_7", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_7", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_7", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_7", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_7", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_7", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_7", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_7", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_7", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_7", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_7", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_7", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_7", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_7", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_7", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_7", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_7", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_7", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_7", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_7", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_7", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_7", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_7", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_7", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_7", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_7", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_7", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_7", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_7", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_7", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_6", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_6", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_6", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_6", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_6", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_6", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_6", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_6", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_6", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_6", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_6", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_6", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_6", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_6", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_6", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_6", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_6", "VBRK_LH1" ], [ "CLK_HROW_LH2_6", "VBRK_LH2" ], [ "CLK_HROW_LH3_6", "VBRK_LH3" ], [ "CLK_HROW_LH4_6", "VBRK_LH4" ], [ "CLK_HROW_LH5_6", "VBRK_LH5" ], [ "CLK_HROW_LH6_6", "VBRK_LH6" ], [ "CLK_HROW_LH7_6", "VBRK_LH7" ], [ "CLK_HROW_LH8_6", "VBRK_LH8" ], [ "CLK_HROW_LH9_6", "VBRK_LH9" ], [ "CLK_HROW_LH10_6", "VBRK_LH10" ], [ "CLK_HROW_LH11_6", "VBRK_LH11" ], [ "CLK_HROW_LH12_6", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_6", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_6", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_6", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_6", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_6", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_6", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_6", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_6", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_6", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_6", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_6", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_6", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_6", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_6", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_6", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_6", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_6", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_6", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_6", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_6", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_6", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_6", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_6", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_6", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_6", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_6", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_6", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_6", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_6", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_6", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_6", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_6", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_6", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_6", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_6", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_6", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_6", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_6", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_6", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_6", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_6", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_6", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_6", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_6", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_6", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_6", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_6", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_6", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_6", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_6", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_6", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_6", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_6", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_6", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_6", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_6", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_6", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_6", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_6", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_6", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_6", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_6", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_6", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_6", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_6", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_6", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_6", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_6", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_6", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_6", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_6", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_5", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_5", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_5", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_5", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_5", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_5", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_5", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_5", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_5", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_5", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_5", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_5", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_5", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_5", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_5", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_5", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_5", "VBRK_LH1" ], [ "CLK_HROW_LH2_5", "VBRK_LH2" ], [ "CLK_HROW_LH3_5", "VBRK_LH3" ], [ "CLK_HROW_LH4_5", "VBRK_LH4" ], [ "CLK_HROW_LH5_5", "VBRK_LH5" ], [ "CLK_HROW_LH6_5", "VBRK_LH6" ], [ "CLK_HROW_LH7_5", "VBRK_LH7" ], [ "CLK_HROW_LH8_5", "VBRK_LH8" ], [ "CLK_HROW_LH9_5", "VBRK_LH9" ], [ "CLK_HROW_LH10_5", "VBRK_LH10" ], [ "CLK_HROW_LH11_5", "VBRK_LH11" ], [ "CLK_HROW_LH12_5", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_5", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_5", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_5", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_5", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_5", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_5", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_5", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_5", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_5", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_5", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_5", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_5", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_5", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_5", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_5", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_5", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_5", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_5", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_5", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_5", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_5", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_5", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_5", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_5", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_5", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_5", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_5", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_5", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_5", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_5", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_5", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_5", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_5", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_5", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_5", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_5", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_5", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_5", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_5", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_5", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_5", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_5", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_5", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_5", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_5", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_5", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_5", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_5", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_5", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_5", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_5", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_5", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_5", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_5", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_5", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_5", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_5", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_5", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_5", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_5", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_5", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_5", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_5", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_5", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_5", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_5", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_5", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_5", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_5", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_5", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_5", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_4", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_4", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_4", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_4", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_4", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_4", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_4", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_4", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_4", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_4", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_4", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_4", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_4", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_4", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_4", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_4", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_4", "VBRK_LH1" ], [ "CLK_HROW_LH2_4", "VBRK_LH2" ], [ "CLK_HROW_LH3_4", "VBRK_LH3" ], [ "CLK_HROW_LH4_4", "VBRK_LH4" ], [ "CLK_HROW_LH5_4", "VBRK_LH5" ], [ "CLK_HROW_LH6_4", "VBRK_LH6" ], [ "CLK_HROW_LH7_4", "VBRK_LH7" ], [ "CLK_HROW_LH8_4", "VBRK_LH8" ], [ "CLK_HROW_LH9_4", "VBRK_LH9" ], [ "CLK_HROW_LH10_4", "VBRK_LH10" ], [ "CLK_HROW_LH11_4", "VBRK_LH11" ], [ "CLK_HROW_LH12_4", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_4", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_4", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_4", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_4", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_4", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_4", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_4", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_4", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_4", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_4", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_4", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_4", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_4", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_4", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_4", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_4", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_4", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_4", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_4", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_4", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_4", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_4", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_4", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_4", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_4", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_4", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_4", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_4", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_4", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_4", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_4", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_4", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_4", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_4", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_4", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_4", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_4", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_4", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_4", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_4", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_4", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_4", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_4", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_4", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_4", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_4", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_4", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_4", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_4", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_4", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_4", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_4", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_4", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_4", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_4", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_4", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_4", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_4", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_4", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_4", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_4", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_4", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_4", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_4", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_4", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_4", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_4", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_4", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_4", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_4", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_4", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_3", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_3", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_3", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_3", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_3", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_3", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_3", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_3", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_3", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_3", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_3", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_3", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_3", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_3", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_3", "VBRK_LH1" ], [ "CLK_HROW_LH2_3", "VBRK_LH2" ], [ "CLK_HROW_LH3_3", "VBRK_LH3" ], [ "CLK_HROW_LH4_3", "VBRK_LH4" ], [ "CLK_HROW_LH5_3", "VBRK_LH5" ], [ "CLK_HROW_LH6_3", "VBRK_LH6" ], [ "CLK_HROW_LH7_3", "VBRK_LH7" ], [ "CLK_HROW_LH8_3", "VBRK_LH8" ], [ "CLK_HROW_LH9_3", "VBRK_LH9" ], [ "CLK_HROW_LH10_3", "VBRK_LH10" ], [ "CLK_HROW_LH11_3", "VBRK_LH11" ], [ "CLK_HROW_LH12_3", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_3", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_3", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_3", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_3", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_3", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_3", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_3", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_3", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_3", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_3", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_3", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_3", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_3", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_3", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_3", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_3", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_3", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_3", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_3", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_3", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_3", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_3", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_3", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_3", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_3", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_3", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_3", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_3", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_3", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_3", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_3", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_3", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_3", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_3", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_3", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_3", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_3", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_3", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_3", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_3", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_3", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_3", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_3", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_3", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_3", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_3", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_3", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_3", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_3", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_3", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_3", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_3", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_3", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_3", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_3", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_3", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_3", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_3", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_3", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_3", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_3", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_3", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_3", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_3", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_3", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_3", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_3", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_3", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_3", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_2", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_2", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_2", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_2", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_2", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_2", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_2", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_2", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_2", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_2", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_2", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_2", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_2", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_2", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_2", "VBRK_LH1" ], [ "CLK_HROW_LH2_2", "VBRK_LH2" ], [ "CLK_HROW_LH3_2", "VBRK_LH3" ], [ "CLK_HROW_LH4_2", "VBRK_LH4" ], [ "CLK_HROW_LH5_2", "VBRK_LH5" ], [ "CLK_HROW_LH6_2", "VBRK_LH6" ], [ "CLK_HROW_LH7_2", "VBRK_LH7" ], [ "CLK_HROW_LH8_2", "VBRK_LH8" ], [ "CLK_HROW_LH9_2", "VBRK_LH9" ], [ "CLK_HROW_LH10_2", "VBRK_LH10" ], [ "CLK_HROW_LH11_2", "VBRK_LH11" ], [ "CLK_HROW_LH12_2", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_2", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_2", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_2", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_2", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_2", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_2", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_2", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_2", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_2", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_2", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_2", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_2", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_2", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_2", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_2", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_2", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_2", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_2", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_2", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_2", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_2", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_2", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_2", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_2", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_2", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_2", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_2", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_2", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_2", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_2", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_2", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_2", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_2", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_2", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_2", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_2", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_2", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_2", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_2", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_2", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_2", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_2", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_2", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_2", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_2", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_2", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_2", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_2", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_2", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_2", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_2", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_2", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_2", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_2", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_2", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_2", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_2", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_2", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_2", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_2", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_2", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_2", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_2", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_2", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_2", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_2", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_2", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_2", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_2", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_1", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_1", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_1", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_1", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_1", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_1", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_1", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_1", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_1", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_1", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_1", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_1", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_1", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_1", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_1", "VBRK_LH1" ], [ "CLK_HROW_LH2_1", "VBRK_LH2" ], [ "CLK_HROW_LH3_1", "VBRK_LH3" ], [ "CLK_HROW_LH4_1", "VBRK_LH4" ], [ "CLK_HROW_LH5_1", "VBRK_LH5" ], [ "CLK_HROW_LH6_1", "VBRK_LH6" ], [ "CLK_HROW_LH7_1", "VBRK_LH7" ], [ "CLK_HROW_LH8_1", "VBRK_LH8" ], [ "CLK_HROW_LH9_1", "VBRK_LH9" ], [ "CLK_HROW_LH10_1", "VBRK_LH10" ], [ "CLK_HROW_LH11_1", "VBRK_LH11" ], [ "CLK_HROW_LH12_1", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_1", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_1", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_1", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_1", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_1", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_1", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_1", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_1", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_1", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_1", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_1", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_1", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_1", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_1", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_1", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_1", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_1", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_1", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_1", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_1", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_1", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_1", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_1", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_1", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_1", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_1", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_1", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_1", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_1", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_1", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_1", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_1", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_1", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_1", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_1", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_1", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_1", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_1", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_1", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_1", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_1", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_1", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_1", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_1", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_1", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_1", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_1", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_1", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_1", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_1", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_1", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_1", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_1", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_1", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_1", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_1", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_1", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_1", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_1", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_1", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_1", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_1", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_1", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_1", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_1", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_1", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_1", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_1", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_1", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CLK_HROW_BOT_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_0", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_0", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_0", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_0", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_0", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_0", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_0", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_0", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_0", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_0", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_0", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_0", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_0", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_0", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_0", "VBRK_LH1" ], [ "CLK_HROW_LH2_0", "VBRK_LH2" ], [ "CLK_HROW_LH3_0", "VBRK_LH3" ], [ "CLK_HROW_LH4_0", "VBRK_LH4" ], [ "CLK_HROW_LH5_0", "VBRK_LH5" ], [ "CLK_HROW_LH6_0", "VBRK_LH6" ], [ "CLK_HROW_LH7_0", "VBRK_LH7" ], [ "CLK_HROW_LH8_0", "VBRK_LH8" ], [ "CLK_HROW_LH9_0", "VBRK_LH9" ], [ "CLK_HROW_LH10_0", "VBRK_LH10" ], [ "CLK_HROW_LH11_0", "VBRK_LH11" ], [ "CLK_HROW_LH12_0", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_0", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_0", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_0", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_0", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_0", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_0", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_0", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_0", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_0", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_0", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_0", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_0", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_0", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_0", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_0", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_0", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_0", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_0", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_0", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_0", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_0", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_0", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_0", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_0", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_0", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_0", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_0", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_0", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_0", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_0", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_0", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_0", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_0", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_0", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_0", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_0", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_0", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_0", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_0", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_0", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_0", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_0", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_0", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_0", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_0", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_0", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_0", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_0", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_0", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_0", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_0", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_0", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_0", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_0", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_0", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_0", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_0", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_0", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_0", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_0", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_0", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_0", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_0", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_0", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_0", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_0", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_0", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_0", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_0", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_HROW_TOP_R", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "CLK_HROW_CK_BUFHCLK_L0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "CLK_HROW_CK_BUFHCLK_L1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "CLK_HROW_CK_BUFHCLK_L2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "CLK_HROW_CK_BUFHCLK_L3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "CLK_HROW_CK_BUFHCLK_L4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "CLK_HROW_CK_BUFHCLK_L5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "CLK_HROW_CK_BUFHCLK_L6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "CLK_HROW_CK_BUFHCLK_L7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "CLK_HROW_CK_BUFHCLK_L8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "CLK_HROW_CK_BUFHCLK_L9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "CLK_HROW_CK_BUFHCLK_L10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "CLK_HROW_CK_BUFHCLK_L11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "CLK_HROW_CK_BUFRCLK_L0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "CLK_HROW_CK_BUFRCLK_L1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "CLK_HROW_CK_BUFRCLK_L2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "CLK_HROW_CK_BUFRCLK_L3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "CLK_HROW_CK_IN_L0", "HCLK_INT_INTERFACE_CK_IN0" ], [ "CLK_HROW_CK_IN_L1", "HCLK_INT_INTERFACE_CK_IN1" ], [ "CLK_HROW_CK_IN_L2", "HCLK_INT_INTERFACE_CK_IN2" ], [ "CLK_HROW_CK_IN_L3", "HCLK_INT_INTERFACE_CK_IN3" ], [ "CLK_HROW_CK_IN_L4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "CLK_HROW_CK_IN_L5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "CLK_HROW_CK_IN_L6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "CLK_HROW_CK_IN_L7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "CLK_HROW_CK_IN_L8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "CLK_HROW_CK_IN_L9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "CLK_HROW_CK_IN_L10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "CLK_HROW_CK_IN_L11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "CLK_HROW_CK_IN_L12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "CLK_HROW_CK_IN_L13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_HROW_TOP_R", "HCLK_VBRK" ], "wire_pairs": [ [ "CLK_HROW_CK_BUFHCLK_R0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "CLK_HROW_CK_BUFHCLK_R1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "CLK_HROW_CK_BUFHCLK_R2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "CLK_HROW_CK_BUFHCLK_R3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "CLK_HROW_CK_BUFHCLK_R4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "CLK_HROW_CK_BUFHCLK_R5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "CLK_HROW_CK_BUFHCLK_R6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "CLK_HROW_CK_BUFHCLK_R7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "CLK_HROW_CK_BUFHCLK_R8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "CLK_HROW_CK_BUFHCLK_R9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "CLK_HROW_CK_BUFHCLK_R10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "CLK_HROW_CK_BUFHCLK_R11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "CLK_HROW_CK_IN_R4", "HCLK_VBRK_MUX_CLK4" ], [ "CLK_HROW_CK_IN_R5", "HCLK_VBRK_MUX_CLK5" ], [ "CLK_HROW_CK_IN_R6", "HCLK_VBRK_MUX_CLK6" ], [ "CLK_HROW_CK_IN_R7", "HCLK_VBRK_MUX_CLK7" ], [ "CLK_HROW_CK_IN_R8", "HCLK_VBRK_MUX_CLK8" ], [ "CLK_HROW_CK_IN_R9", "HCLK_VBRK_MUX_CLK9" ], [ "CLK_HROW_CK_IN_R10", "HCLK_VBRK_MUX_CLK10" ], [ "CLK_HROW_CK_IN_R11", "HCLK_VBRK_MUX_CLK11" ], [ "CLK_HROW_CK_IN_R12", "HCLK_VBRK_MUX_CLK12" ], [ "CLK_HROW_CK_IN_R13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_7", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_7", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_7", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_7", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_7", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_7", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_7", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_7", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_7", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_7", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_7", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_7", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_7", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_7", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_7", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_7", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_7", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_7", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_7", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_7", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_7", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_7", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_7", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_7", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_7", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_7", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_7", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_7", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_7", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_7", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_7", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_7", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_7", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_7", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_7", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_7", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_7", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_7", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_7", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_7", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_7", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_7", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_7", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_7", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_7", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_7", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_7", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_7", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_7", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_7", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_7", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_7", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_7", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_7", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_7", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_7", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_7", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_7", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_7", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_7", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_7", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_7", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_7", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_7", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_7", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_7", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_7", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_7", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_7", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_7", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_7", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_7", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_7", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_7", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_7", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_7", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_7", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_7", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_7", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_7", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_7", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_7", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_7", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_7", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_7", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_7", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_7", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_7", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_7", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_7", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_7", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_7", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_7", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_7", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_7", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_7", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_7", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_7", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_7", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_7", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_7", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_7", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_7", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_7", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_7", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_7", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_7", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_7", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_7", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_7", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_7", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_7", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_7", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_7", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_7", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_7", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_7", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_7", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_7", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_7", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_7", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_7", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_7", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_7", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_7", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_7", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_7", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_7", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_7", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_7", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_7", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_7", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_7", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_7", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_7", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_7", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_7", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_7", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_7", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_7", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_7", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_7", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_7", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_7", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_7", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_7", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_7", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_7", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_7", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_7", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_7", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_7", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_7", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_7", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_7", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_7", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_7", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_7", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_7", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_7", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_7", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_7", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_7", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_7", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_7", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_7", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_7", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_7", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_7", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_7", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_7", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_7", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_7", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_7", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_7", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_7", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_7", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_7", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_7", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_7", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_7", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_7", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_7", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_7", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_7", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_7", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_7", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_7", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_7", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_7", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_7", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_7", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_6", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_6", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_6", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_6", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_6", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_6", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_6", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_6", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_6", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_6", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_6", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_6", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_6", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_6", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_6", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_6", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_6", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_6", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_6", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_6", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_6", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_6", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_6", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_6", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_6", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_6", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_6", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_6", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_6", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_6", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_6", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_6", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_6", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_6", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_6", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_6", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_6", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_6", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_6", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_6", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_6", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_6", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_6", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_6", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_6", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_6", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_6", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_6", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_6", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_6", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_6", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_6", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_6", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_6", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_6", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_6", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_6", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_6", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_6", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_6", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_6", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_6", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_6", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_6", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_6", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_6", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_6", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_6", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_6", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_6", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_6", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_6", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_6", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_6", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_6", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_6", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_6", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_6", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_6", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_6", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_6", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_6", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_6", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_5", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_5", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_5", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_5", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_5", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_5", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_5", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_5", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_5", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_5", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_5", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_5", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_5", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_5", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_5", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_5", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_5", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_5", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_5", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_5", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_5", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_5", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_5", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_5", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_5", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_5", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_5", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_5", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_5", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_5", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_5", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_5", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_5", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_5", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_5", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_5", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_5", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_5", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_5", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_5", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_5", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_5", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_5", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_5", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_5", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_5", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_5", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_5", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_5", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_5", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_5", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_5", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_5", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_5", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_5", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_5", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_5", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_5", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_5", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_5", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_5", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_5", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_5", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_5", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_5", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_5", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_5", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_5", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_5", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_5", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_5", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_5", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_5", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_5", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_5", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_5", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_5", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_5", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_5", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_5", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_4", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_4", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_4", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_4", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_4", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_4", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_4", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_4", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_4", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_4", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_4", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_4", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_4", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_4", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_4", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_4", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_4", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_4", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_4", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_4", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_4", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_4", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_4", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_4", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_4", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_4", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_4", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_4", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_4", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_4", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_3", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_3", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_3", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_3", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_3", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_3", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_3", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_3", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_3", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_3", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_3", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_3", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_2", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_2", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_2", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_2", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_2", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_2", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_2", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_2", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_2", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_2", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_2", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_2", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_1", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_1", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_1", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_1", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_1", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_1", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_1", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_1", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_1", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_1", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_1", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_1", "INT_INTERFACE_LH12" ], [ "CLK_HROW_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CLK_HROW_TOP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_HROW_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_HROW_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_HROW_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_HROW_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_HROW_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_HROW_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_HROW_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_HROW_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_HROW_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_HROW_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_HROW_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_HROW_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_HROW_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CLK_HROW_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CLK_HROW_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CLK_HROW_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CLK_HROW_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CLK_HROW_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CLK_HROW_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CLK_HROW_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CLK_HROW_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CLK_HROW_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CLK_HROW_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CLK_HROW_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CLK_HROW_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CLK_HROW_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CLK_HROW_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_HROW_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_HROW_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_HROW_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_HROW_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_HROW_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_HROW_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_HROW_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_HROW_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_HROW_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_HROW_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_HROW_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_HROW_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_HROW_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_HROW_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_HROW_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_HROW_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_HROW_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_HROW_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_HROW_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_HROW_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_HROW_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_HROW_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_HROW_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_HROW_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_HROW_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_HROW_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_HROW_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_HROW_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_HROW_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_HROW_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_HROW_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_HROW_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_HROW_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_HROW_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_HROW_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_HROW_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_HROW_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_HROW_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_HROW_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_HROW_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_HROW_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_HROW_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_HROW_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_HROW_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_HROW_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_HROW_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_HROW_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_HROW_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_HROW_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_HROW_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_HROW_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_HROW_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_HROW_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_HROW_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_HROW_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_HROW_LH1_0", "INT_INTERFACE_LH1" ], [ "CLK_HROW_LH2_0", "INT_INTERFACE_LH2" ], [ "CLK_HROW_LH3_0", "INT_INTERFACE_LH3" ], [ "CLK_HROW_LH4_0", "INT_INTERFACE_LH4" ], [ "CLK_HROW_LH5_0", "INT_INTERFACE_LH5" ], [ "CLK_HROW_LH6_0", "INT_INTERFACE_LH6" ], [ "CLK_HROW_LH7_0", "INT_INTERFACE_LH7" ], [ "CLK_HROW_LH8_0", "INT_INTERFACE_LH8" ], [ "CLK_HROW_LH9_0", "INT_INTERFACE_LH9" ], [ "CLK_HROW_LH10_0", "INT_INTERFACE_LH10" ], [ "CLK_HROW_LH11_0", "INT_INTERFACE_LH11" ], [ "CLK_HROW_LH12_0", "INT_INTERFACE_LH12" ], [ "CLK_HROW_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "CLK_HROW_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CLK_HROW_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CLK_HROW_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CLK_HROW_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CLK_HROW_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CLK_HROW_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CLK_HROW_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CLK_HROW_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CLK_HROW_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CLK_HROW_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CLK_HROW_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CLK_HROW_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CLK_HROW_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CLK_HROW_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CLK_HROW_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CLK_HROW_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CLK_HROW_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CLK_HROW_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CLK_HROW_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CLK_HROW_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CLK_HROW_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CLK_HROW_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CLK_HROW_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CLK_HROW_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CLK_HROW_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CLK_HROW_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CLK_HROW_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CLK_HROW_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CLK_HROW_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CLK_HROW_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CLK_HROW_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CLK_HROW_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CLK_HROW_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CLK_HROW_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CLK_HROW_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CLK_HROW_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CLK_HROW_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CLK_HROW_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CLK_HROW_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CLK_HROW_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CLK_HROW_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CLK_HROW_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CLK_HROW_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CLK_HROW_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CLK_HROW_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CLK_HROW_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CLK_HROW_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CLK_HROW_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CLK_HROW_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CLK_HROW_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CLK_HROW_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CLK_HROW_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CLK_HROW_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CLK_HROW_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CLK_HROW_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CLK_HROW_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CLK_HROW_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CLK_HROW_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CLK_HROW_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CLK_HROW_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CLK_HROW_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CLK_HROW_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CLK_HROW_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CLK_HROW_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CLK_HROW_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CLK_HROW_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CLK_HROW_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CLK_HROW_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CLK_HROW_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CLK_HROW_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_7", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_7", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_7", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_7", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_7", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_7", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_7", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_7", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_7", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_7", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_7", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_7", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_7", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_7", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_7", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_7", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_7", "VBRK_LH1" ], [ "CLK_HROW_LH2_7", "VBRK_LH2" ], [ "CLK_HROW_LH3_7", "VBRK_LH3" ], [ "CLK_HROW_LH4_7", "VBRK_LH4" ], [ "CLK_HROW_LH5_7", "VBRK_LH5" ], [ "CLK_HROW_LH6_7", "VBRK_LH6" ], [ "CLK_HROW_LH7_7", "VBRK_LH7" ], [ "CLK_HROW_LH8_7", "VBRK_LH8" ], [ "CLK_HROW_LH9_7", "VBRK_LH9" ], [ "CLK_HROW_LH10_7", "VBRK_LH10" ], [ "CLK_HROW_LH11_7", "VBRK_LH11" ], [ "CLK_HROW_LH12_7", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_7", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_7", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_7", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_7", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_7", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_7", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_7", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_7", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_7", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_7", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_7", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_7", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_7", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_7", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_7", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_7", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_7", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_7", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_7", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_7", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_7", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_7", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_7", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_7", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_7", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_7", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_7", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_7", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_7", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_7", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_7", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_7", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_7", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_7", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_7", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_7", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_7", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_7", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_7", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_7", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_7", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_7", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_7", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_7", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_7", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_7", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_7", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_7", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_7", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_7", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_7", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_7", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_7", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_7", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_7", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_7", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_7", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_7", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_7", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_7", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_7", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_7", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_7", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_7", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_7", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_7", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_7", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_7", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_7", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_7", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_7", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_6", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_6", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_6", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_6", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_6", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_6", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_6", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_6", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_6", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_6", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_6", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_6", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_6", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_6", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_6", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_6", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_6", "VBRK_LH1" ], [ "CLK_HROW_LH2_6", "VBRK_LH2" ], [ "CLK_HROW_LH3_6", "VBRK_LH3" ], [ "CLK_HROW_LH4_6", "VBRK_LH4" ], [ "CLK_HROW_LH5_6", "VBRK_LH5" ], [ "CLK_HROW_LH6_6", "VBRK_LH6" ], [ "CLK_HROW_LH7_6", "VBRK_LH7" ], [ "CLK_HROW_LH8_6", "VBRK_LH8" ], [ "CLK_HROW_LH9_6", "VBRK_LH9" ], [ "CLK_HROW_LH10_6", "VBRK_LH10" ], [ "CLK_HROW_LH11_6", "VBRK_LH11" ], [ "CLK_HROW_LH12_6", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_6", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_6", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_6", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_6", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_6", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_6", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_6", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_6", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_6", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_6", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_6", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_6", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_6", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_6", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_6", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_6", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_6", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_6", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_6", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_6", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_6", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_6", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_6", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_6", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_6", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_6", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_6", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_6", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_6", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_6", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_6", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_6", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_6", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_6", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_6", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_6", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_6", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_6", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_6", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_6", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_6", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_6", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_6", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_6", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_6", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_6", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_6", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_6", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_6", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_6", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_6", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_6", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_6", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_6", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_6", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_6", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_6", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_6", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_6", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_6", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_6", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_6", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_6", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_6", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_6", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_6", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_6", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_6", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_6", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_6", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_6", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_5", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_5", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_5", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_5", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_5", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_5", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_5", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_5", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_5", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_5", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_5", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_5", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_5", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_5", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_5", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_5", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_5", "VBRK_LH1" ], [ "CLK_HROW_LH2_5", "VBRK_LH2" ], [ "CLK_HROW_LH3_5", "VBRK_LH3" ], [ "CLK_HROW_LH4_5", "VBRK_LH4" ], [ "CLK_HROW_LH5_5", "VBRK_LH5" ], [ "CLK_HROW_LH6_5", "VBRK_LH6" ], [ "CLK_HROW_LH7_5", "VBRK_LH7" ], [ "CLK_HROW_LH8_5", "VBRK_LH8" ], [ "CLK_HROW_LH9_5", "VBRK_LH9" ], [ "CLK_HROW_LH10_5", "VBRK_LH10" ], [ "CLK_HROW_LH11_5", "VBRK_LH11" ], [ "CLK_HROW_LH12_5", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_5", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_5", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_5", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_5", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_5", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_5", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_5", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_5", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_5", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_5", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_5", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_5", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_5", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_5", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_5", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_5", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_5", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_5", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_5", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_5", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_5", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_5", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_5", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_5", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_5", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_5", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_5", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_5", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_5", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_5", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_5", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_5", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_5", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_5", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_5", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_5", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_5", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_5", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_5", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_5", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_5", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_5", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_5", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_5", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_5", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_5", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_5", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_5", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_5", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_5", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_5", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_5", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_5", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_5", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_5", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_5", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_5", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_5", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_5", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_5", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_5", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_5", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_5", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_5", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_5", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_5", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_5", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_5", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_5", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_5", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_5", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_4", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_4", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_4", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_4", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_4", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_4", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_4", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_4", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_4", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_4", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_4", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_4", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_4", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_4", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_4", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_4", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_4", "VBRK_LH1" ], [ "CLK_HROW_LH2_4", "VBRK_LH2" ], [ "CLK_HROW_LH3_4", "VBRK_LH3" ], [ "CLK_HROW_LH4_4", "VBRK_LH4" ], [ "CLK_HROW_LH5_4", "VBRK_LH5" ], [ "CLK_HROW_LH6_4", "VBRK_LH6" ], [ "CLK_HROW_LH7_4", "VBRK_LH7" ], [ "CLK_HROW_LH8_4", "VBRK_LH8" ], [ "CLK_HROW_LH9_4", "VBRK_LH9" ], [ "CLK_HROW_LH10_4", "VBRK_LH10" ], [ "CLK_HROW_LH11_4", "VBRK_LH11" ], [ "CLK_HROW_LH12_4", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_4", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_4", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_4", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_4", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_4", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_4", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_4", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_4", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_4", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_4", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_4", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_4", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_4", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_4", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_4", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_4", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_4", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_4", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_4", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_4", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_4", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_4", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_4", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_4", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_4", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_4", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_4", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_4", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_4", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_4", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_4", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_4", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_4", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_4", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_4", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_4", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_4", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_4", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_4", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_4", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_4", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_4", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_4", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_4", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_4", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_4", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_4", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_4", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_4", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_4", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_4", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_4", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_4", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_4", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_4", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_4", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_4", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_4", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_4", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_4", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_4", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_4", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_4", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_4", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_4", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_4", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_4", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_4", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_4", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_4", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_4", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_3", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_3", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_3", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_3", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_3", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_3", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_3", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_3", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_3", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_3", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_3", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_3", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_3", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_3", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_3", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_3", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_3", "VBRK_LH1" ], [ "CLK_HROW_LH2_3", "VBRK_LH2" ], [ "CLK_HROW_LH3_3", "VBRK_LH3" ], [ "CLK_HROW_LH4_3", "VBRK_LH4" ], [ "CLK_HROW_LH5_3", "VBRK_LH5" ], [ "CLK_HROW_LH6_3", "VBRK_LH6" ], [ "CLK_HROW_LH7_3", "VBRK_LH7" ], [ "CLK_HROW_LH8_3", "VBRK_LH8" ], [ "CLK_HROW_LH9_3", "VBRK_LH9" ], [ "CLK_HROW_LH10_3", "VBRK_LH10" ], [ "CLK_HROW_LH11_3", "VBRK_LH11" ], [ "CLK_HROW_LH12_3", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_3", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_3", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_3", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_3", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_3", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_3", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_3", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_3", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_3", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_3", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_3", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_3", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_3", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_3", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_3", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_3", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_3", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_3", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_3", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_3", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_3", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_3", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_3", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_3", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_3", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_3", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_3", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_3", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_3", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_3", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_3", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_3", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_3", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_3", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_3", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_3", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_3", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_3", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_3", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_3", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_3", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_3", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_3", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_3", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_3", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_3", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_3", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_3", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_3", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_3", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_3", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_3", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_3", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_3", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_3", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_3", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_3", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_3", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_3", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_3", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_3", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_3", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_3", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_3", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_3", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_3", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_3", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_3", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_3", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_3", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_3", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_2", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_2", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_2", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_2", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_2", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_2", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_2", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_2", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_2", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_2", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_2", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_2", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_2", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_2", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_2", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_2", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_2", "VBRK_LH1" ], [ "CLK_HROW_LH2_2", "VBRK_LH2" ], [ "CLK_HROW_LH3_2", "VBRK_LH3" ], [ "CLK_HROW_LH4_2", "VBRK_LH4" ], [ "CLK_HROW_LH5_2", "VBRK_LH5" ], [ "CLK_HROW_LH6_2", "VBRK_LH6" ], [ "CLK_HROW_LH7_2", "VBRK_LH7" ], [ "CLK_HROW_LH8_2", "VBRK_LH8" ], [ "CLK_HROW_LH9_2", "VBRK_LH9" ], [ "CLK_HROW_LH10_2", "VBRK_LH10" ], [ "CLK_HROW_LH11_2", "VBRK_LH11" ], [ "CLK_HROW_LH12_2", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_2", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_2", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_2", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_2", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_2", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_2", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_2", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_2", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_2", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_2", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_2", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_2", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_2", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_2", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_2", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_2", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_2", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_2", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_2", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_2", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_2", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_2", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_2", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_2", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_2", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_2", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_2", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_2", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_2", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_2", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_2", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_2", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_2", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_2", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_2", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_2", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_2", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_2", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_2", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_2", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_2", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_2", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_2", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_2", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_2", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_2", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_2", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_2", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_2", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_2", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_2", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_2", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_2", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_2", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_2", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_2", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_2", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_2", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_2", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_2", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_2", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_2", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_2", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_2", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_2", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_2", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_2", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_2", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_2", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_2", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_2", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_1", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_1", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_1", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_1", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_1", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_1", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_1", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_1", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_1", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_1", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_1", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_1", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_1", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_1", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_1", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_1", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_1", "VBRK_LH1" ], [ "CLK_HROW_LH2_1", "VBRK_LH2" ], [ "CLK_HROW_LH3_1", "VBRK_LH3" ], [ "CLK_HROW_LH4_1", "VBRK_LH4" ], [ "CLK_HROW_LH5_1", "VBRK_LH5" ], [ "CLK_HROW_LH6_1", "VBRK_LH6" ], [ "CLK_HROW_LH7_1", "VBRK_LH7" ], [ "CLK_HROW_LH8_1", "VBRK_LH8" ], [ "CLK_HROW_LH9_1", "VBRK_LH9" ], [ "CLK_HROW_LH10_1", "VBRK_LH10" ], [ "CLK_HROW_LH11_1", "VBRK_LH11" ], [ "CLK_HROW_LH12_1", "VBRK_LH12" ], [ "CLK_HROW_NE2A0_1", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_1", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_1", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_1", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_1", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_1", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_1", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_1", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_1", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_1", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_1", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_1", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_1", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_1", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_1", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_1", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_1", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_1", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_1", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_1", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_1", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_1", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_1", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_1", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_1", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_1", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_1", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_1", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_1", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_1", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_1", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_1", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_1", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_1", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_1", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_1", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_1", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_1", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_1", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_1", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_1", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_1", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_1", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_1", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_1", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_1", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_1", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_1", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_1", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_1", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_1", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_1", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_1", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_1", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_1", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_1", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_1", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_1", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_1", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_1", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_1", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_1", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_1", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_1", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_1", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_1", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_1", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_1", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_1", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_1", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_1", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CLK_HROW_TOP_R", "VBRK" ], "wire_pairs": [ [ "CLK_HROW_EE2A0_0", "VBRK_EE2A0" ], [ "CLK_HROW_EE2A1_0", "VBRK_EE2A1" ], [ "CLK_HROW_EE2A2_0", "VBRK_EE2A2" ], [ "CLK_HROW_EE2A3_0", "VBRK_EE2A3" ], [ "CLK_HROW_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CLK_HROW_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CLK_HROW_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CLK_HROW_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CLK_HROW_EE4A0_0", "VBRK_EE4A0" ], [ "CLK_HROW_EE4A1_0", "VBRK_EE4A1" ], [ "CLK_HROW_EE4A2_0", "VBRK_EE4A2" ], [ "CLK_HROW_EE4A3_0", "VBRK_EE4A3" ], [ "CLK_HROW_EE4B0_0", "VBRK_EE4B0" ], [ "CLK_HROW_EE4B1_0", "VBRK_EE4B1" ], [ "CLK_HROW_EE4B2_0", "VBRK_EE4B2" ], [ "CLK_HROW_EE4B3_0", "VBRK_EE4B3" ], [ "CLK_HROW_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CLK_HROW_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CLK_HROW_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CLK_HROW_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CLK_HROW_EE4C0_0", "VBRK_EE4C0" ], [ "CLK_HROW_EE4C1_0", "VBRK_EE4C1" ], [ "CLK_HROW_EE4C2_0", "VBRK_EE4C2" ], [ "CLK_HROW_EE4C3_0", "VBRK_EE4C3" ], [ "CLK_HROW_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CLK_HROW_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CLK_HROW_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CLK_HROW_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CLK_HROW_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CLK_HROW_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CLK_HROW_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CLK_HROW_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CLK_HROW_LH1_0", "VBRK_LH1" ], [ "CLK_HROW_LH2_0", "VBRK_LH2" ], [ "CLK_HROW_LH3_0", "VBRK_LH3" ], [ "CLK_HROW_LH4_0", "VBRK_LH4" ], [ "CLK_HROW_LH5_0", "VBRK_LH5" ], [ "CLK_HROW_LH6_0", "VBRK_LH6" ], [ "CLK_HROW_LH7_0", "VBRK_LH7" ], [ "CLK_HROW_LH8_0", "VBRK_LH8" ], [ "CLK_HROW_LH9_0", "VBRK_LH9" ], [ "CLK_HROW_LH10_0", "VBRK_LH10" ], [ "CLK_HROW_LH11_0", "VBRK_LH11" ], [ "CLK_HROW_LH12_0", "VBRK_LH12" ], [ "CLK_HROW_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CLK_HROW_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CLK_HROW_NE2A0_0", "VBRK_NE2A0" ], [ "CLK_HROW_NE2A1_0", "VBRK_NE2A1" ], [ "CLK_HROW_NE2A2_0", "VBRK_NE2A2" ], [ "CLK_HROW_NE2A3_0", "VBRK_NE2A3" ], [ "CLK_HROW_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CLK_HROW_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CLK_HROW_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CLK_HROW_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CLK_HROW_NE4C0_0", "VBRK_NE4C0" ], [ "CLK_HROW_NE4C1_0", "VBRK_NE4C1" ], [ "CLK_HROW_NE4C2_0", "VBRK_NE4C2" ], [ "CLK_HROW_NE4C3_0", "VBRK_NE4C3" ], [ "CLK_HROW_NW2A0_0", "VBRK_NW2A0" ], [ "CLK_HROW_NW2A1_0", "VBRK_NW2A1" ], [ "CLK_HROW_NW2A2_0", "VBRK_NW2A2" ], [ "CLK_HROW_NW2A3_0", "VBRK_NW2A3" ], [ "CLK_HROW_NW4A0_0", "VBRK_NW4A0" ], [ "CLK_HROW_NW4A1_0", "VBRK_NW4A1" ], [ "CLK_HROW_NW4A2_0", "VBRK_NW4A2" ], [ "CLK_HROW_NW4A3_0", "VBRK_NW4A3" ], [ "CLK_HROW_NW4END0_0", "VBRK_NW4END0" ], [ "CLK_HROW_NW4END1_0", "VBRK_NW4END1" ], [ "CLK_HROW_NW4END2_0", "VBRK_NW4END2" ], [ "CLK_HROW_NW4END3_0", "VBRK_NW4END3" ], [ "CLK_HROW_SE2A0_0", "VBRK_SE2A0" ], [ "CLK_HROW_SE2A1_0", "VBRK_SE2A1" ], [ "CLK_HROW_SE2A2_0", "VBRK_SE2A2" ], [ "CLK_HROW_SE2A3_0", "VBRK_SE2A3" ], [ "CLK_HROW_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CLK_HROW_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CLK_HROW_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CLK_HROW_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CLK_HROW_SE4C0_0", "VBRK_SE4C0" ], [ "CLK_HROW_SE4C1_0", "VBRK_SE4C1" ], [ "CLK_HROW_SE4C2_0", "VBRK_SE4C2" ], [ "CLK_HROW_SE4C3_0", "VBRK_SE4C3" ], [ "CLK_HROW_SW2A0_0", "VBRK_SW2A0" ], [ "CLK_HROW_SW2A1_0", "VBRK_SW2A1" ], [ "CLK_HROW_SW2A2_0", "VBRK_SW2A2" ], [ "CLK_HROW_SW2A3_0", "VBRK_SW2A3" ], [ "CLK_HROW_SW4A0_0", "VBRK_SW4A0" ], [ "CLK_HROW_SW4A1_0", "VBRK_SW4A1" ], [ "CLK_HROW_SW4A2_0", "VBRK_SW4A2" ], [ "CLK_HROW_SW4A3_0", "VBRK_SW4A3" ], [ "CLK_HROW_SW4END0_0", "VBRK_SW4END0" ], [ "CLK_HROW_SW4END1_0", "VBRK_SW4END1" ], [ "CLK_HROW_SW4END2_0", "VBRK_SW4END2" ], [ "CLK_HROW_SW4END3_0", "VBRK_SW4END3" ], [ "CLK_HROW_WL1END0_0", "VBRK_WL1END0" ], [ "CLK_HROW_WL1END1_0", "VBRK_WL1END1" ], [ "CLK_HROW_WL1END2_0", "VBRK_WL1END2" ], [ "CLK_HROW_WL1END3_0", "VBRK_WL1END3" ], [ "CLK_HROW_WR1END0_0", "VBRK_WR1END0" ], [ "CLK_HROW_WR1END1_0", "VBRK_WR1END1" ], [ "CLK_HROW_WR1END2_0", "VBRK_WR1END2" ], [ "CLK_HROW_WR1END3_0", "VBRK_WR1END3" ], [ "CLK_HROW_WW2A0_0", "VBRK_WW2A0" ], [ "CLK_HROW_WW2A1_0", "VBRK_WW2A1" ], [ "CLK_HROW_WW2A2_0", "VBRK_WW2A2" ], [ "CLK_HROW_WW2A3_0", "VBRK_WW2A3" ], [ "CLK_HROW_WW2END0_0", "VBRK_WW2END0" ], [ "CLK_HROW_WW2END1_0", "VBRK_WW2END1" ], [ "CLK_HROW_WW2END2_0", "VBRK_WW2END2" ], [ "CLK_HROW_WW2END3_0", "VBRK_WW2END3" ], [ "CLK_HROW_WW4A0_0", "VBRK_WW4A0" ], [ "CLK_HROW_WW4A1_0", "VBRK_WW4A1" ], [ "CLK_HROW_WW4A2_0", "VBRK_WW4A2" ], [ "CLK_HROW_WW4A3_0", "VBRK_WW4A3" ], [ "CLK_HROW_WW4B0_0", "VBRK_WW4B0" ], [ "CLK_HROW_WW4B1_0", "VBRK_WW4B1" ], [ "CLK_HROW_WW4B2_0", "VBRK_WW4B2" ], [ "CLK_HROW_WW4B3_0", "VBRK_WW4B3" ], [ "CLK_HROW_WW4C0_0", "VBRK_WW4C0" ], [ "CLK_HROW_WW4C1_0", "VBRK_WW4C1" ], [ "CLK_HROW_WW4C2_0", "VBRK_WW4C2" ], [ "CLK_HROW_WW4C3_0", "VBRK_WW4C3" ], [ "CLK_HROW_WW4END0_0", "VBRK_WW4END0" ], [ "CLK_HROW_WW4END1_0", "VBRK_WW4END1" ], [ "CLK_HROW_WW4END2_0", "VBRK_WW4END2" ], [ "CLK_HROW_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_MTBF2", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CLK_FEED_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CLK_FEED_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CLK_FEED_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CLK_FEED_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_FEED_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CLK_FEED_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CLK_FEED_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CLK_FEED_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CLK_FEED_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CLK_FEED_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CLK_FEED_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CLK_FEED_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CLK_FEED_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_FEED_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CLK_FEED_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CLK_FEED_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CLK_FEED_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CLK_FEED_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_FEED_LH1", "INT_INTERFACE_LH1" ], [ "CLK_FEED_LH2", "INT_INTERFACE_LH2" ], [ "CLK_FEED_LH3", "INT_INTERFACE_LH3" ], [ "CLK_FEED_LH4", "INT_INTERFACE_LH4" ], [ "CLK_FEED_LH5", "INT_INTERFACE_LH5" ], [ "CLK_FEED_LH6", "INT_INTERFACE_LH6" ], [ "CLK_FEED_LH7", "INT_INTERFACE_LH7" ], [ "CLK_FEED_LH8", "INT_INTERFACE_LH8" ], [ "CLK_FEED_LH9", "INT_INTERFACE_LH9" ], [ "CLK_FEED_LH10", "INT_INTERFACE_LH10" ], [ "CLK_FEED_LH11", "INT_INTERFACE_LH11" ], [ "CLK_FEED_LH12", "INT_INTERFACE_LH12" ], [ "CLK_FEED_MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "CLK_FEED_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CLK_FEED_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CLK_FEED_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CLK_FEED_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CLK_FEED_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_FEED_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CLK_FEED_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CLK_FEED_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CLK_FEED_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CLK_FEED_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CLK_FEED_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CLK_FEED_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CLK_FEED_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CLK_FEED_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CLK_FEED_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CLK_FEED_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CLK_FEED_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CLK_FEED_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CLK_FEED_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CLK_FEED_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CLK_FEED_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CLK_FEED_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CLK_FEED_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CLK_FEED_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CLK_FEED_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CLK_FEED_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_FEED_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CLK_FEED_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CLK_FEED_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CLK_FEED_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CLK_FEED_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CLK_FEED_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CLK_FEED_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CLK_FEED_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CLK_FEED_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CLK_FEED_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CLK_FEED_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CLK_FEED_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CLK_FEED_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CLK_FEED_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CLK_FEED_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CLK_FEED_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CLK_FEED_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CLK_FEED_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CLK_FEED_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CLK_FEED_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CLK_FEED_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CLK_FEED_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CLK_FEED_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CLK_FEED_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CLK_FEED_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CLK_FEED_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CLK_FEED_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CLK_FEED_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CLK_FEED_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CLK_FEED_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CLK_FEED_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CLK_FEED_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CLK_FEED_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CLK_FEED_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CLK_FEED_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CLK_FEED_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CLK_FEED_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CLK_FEED_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CLK_FEED_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CLK_FEED_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CLK_FEED_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CLK_FEED_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CLK_FEED_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CLK_FEED_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CLK_FEED_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CLK_FEED_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CLK_FEED_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CLK_FEED_WW4END3", "INT_INTERFACE_WW4END3" ], [ "CLK_PMV_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LOGIC_OUTS2_0", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CLK_PMV_LOGIC_OUTS5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_PMV_LOGIC_OUTS6_0", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CLK_PMV_LOGIC_OUTS9_0", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CLK_PMV_LOGIC_OUTS10_0", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CLK_PMV_LOGIC_OUTS14_0", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CLK_PMV_LOGIC_OUTS16_0", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CLK_PMV_LOGIC_OUTS19_0", "INT_INTERFACE_LOGIC_OUTS_B19" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_MTBF2", "VBRK" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "VBRK_EE2A0" ], [ "CLK_FEED_EE2A1", "VBRK_EE2A1" ], [ "CLK_FEED_EE2A2", "VBRK_EE2A2" ], [ "CLK_FEED_EE2A3", "VBRK_EE2A3" ], [ "CLK_FEED_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLK_FEED_EE4A0", "VBRK_EE4A0" ], [ "CLK_FEED_EE4A1", "VBRK_EE4A1" ], [ "CLK_FEED_EE4A2", "VBRK_EE4A2" ], [ "CLK_FEED_EE4A3", "VBRK_EE4A3" ], [ "CLK_FEED_EE4B0", "VBRK_EE4B0" ], [ "CLK_FEED_EE4B1", "VBRK_EE4B1" ], [ "CLK_FEED_EE4B2", "VBRK_EE4B2" ], [ "CLK_FEED_EE4B3", "VBRK_EE4B3" ], [ "CLK_FEED_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLK_FEED_EE4C0", "VBRK_EE4C0" ], [ "CLK_FEED_EE4C1", "VBRK_EE4C1" ], [ "CLK_FEED_EE4C2", "VBRK_EE4C2" ], [ "CLK_FEED_EE4C3", "VBRK_EE4C3" ], [ "CLK_FEED_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLK_FEED_LH1", "VBRK_LH1" ], [ "CLK_FEED_LH2", "VBRK_LH2" ], [ "CLK_FEED_LH3", "VBRK_LH3" ], [ "CLK_FEED_LH4", "VBRK_LH4" ], [ "CLK_FEED_LH5", "VBRK_LH5" ], [ "CLK_FEED_LH6", "VBRK_LH6" ], [ "CLK_FEED_LH7", "VBRK_LH7" ], [ "CLK_FEED_LH8", "VBRK_LH8" ], [ "CLK_FEED_LH9", "VBRK_LH9" ], [ "CLK_FEED_LH10", "VBRK_LH10" ], [ "CLK_FEED_LH11", "VBRK_LH11" ], [ "CLK_FEED_LH12", "VBRK_LH12" ], [ "CLK_FEED_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLK_FEED_NE2A0", "VBRK_NE2A0" ], [ "CLK_FEED_NE2A1", "VBRK_NE2A1" ], [ "CLK_FEED_NE2A2", "VBRK_NE2A2" ], [ "CLK_FEED_NE2A3", "VBRK_NE2A3" ], [ "CLK_FEED_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLK_FEED_NE4C0", "VBRK_NE4C0" ], [ "CLK_FEED_NE4C1", "VBRK_NE4C1" ], [ "CLK_FEED_NE4C2", "VBRK_NE4C2" ], [ "CLK_FEED_NE4C3", "VBRK_NE4C3" ], [ "CLK_FEED_NW2A0", "VBRK_NW2A0" ], [ "CLK_FEED_NW2A1", "VBRK_NW2A1" ], [ "CLK_FEED_NW2A2", "VBRK_NW2A2" ], [ "CLK_FEED_NW2A3", "VBRK_NW2A3" ], [ "CLK_FEED_NW4A0", "VBRK_NW4A0" ], [ "CLK_FEED_NW4A1", "VBRK_NW4A1" ], [ "CLK_FEED_NW4A2", "VBRK_NW4A2" ], [ "CLK_FEED_NW4A3", "VBRK_NW4A3" ], [ "CLK_FEED_NW4END0", "VBRK_NW4END0" ], [ "CLK_FEED_NW4END1", "VBRK_NW4END1" ], [ "CLK_FEED_NW4END2", "VBRK_NW4END2" ], [ "CLK_FEED_NW4END3", "VBRK_NW4END3" ], [ "CLK_FEED_SE2A0", "VBRK_SE2A0" ], [ "CLK_FEED_SE2A1", "VBRK_SE2A1" ], [ "CLK_FEED_SE2A2", "VBRK_SE2A2" ], [ "CLK_FEED_SE2A3", "VBRK_SE2A3" ], [ "CLK_FEED_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLK_FEED_SE4C0", "VBRK_SE4C0" ], [ "CLK_FEED_SE4C1", "VBRK_SE4C1" ], [ "CLK_FEED_SE4C2", "VBRK_SE4C2" ], [ "CLK_FEED_SE4C3", "VBRK_SE4C3" ], [ "CLK_FEED_SW2A0", "VBRK_SW2A0" ], [ "CLK_FEED_SW2A1", "VBRK_SW2A1" ], [ "CLK_FEED_SW2A2", "VBRK_SW2A2" ], [ "CLK_FEED_SW2A3", "VBRK_SW2A3" ], [ "CLK_FEED_SW4A0", "VBRK_SW4A0" ], [ "CLK_FEED_SW4A1", "VBRK_SW4A1" ], [ "CLK_FEED_SW4A2", "VBRK_SW4A2" ], [ "CLK_FEED_SW4A3", "VBRK_SW4A3" ], [ "CLK_FEED_SW4END0", "VBRK_SW4END0" ], [ "CLK_FEED_SW4END1", "VBRK_SW4END1" ], [ "CLK_FEED_SW4END2", "VBRK_SW4END2" ], [ "CLK_FEED_SW4END3", "VBRK_SW4END3" ], [ "CLK_FEED_WL1END0", "VBRK_WL1END0" ], [ "CLK_FEED_WL1END1", "VBRK_WL1END1" ], [ "CLK_FEED_WL1END2", "VBRK_WL1END2" ], [ "CLK_FEED_WL1END3", "VBRK_WL1END3" ], [ "CLK_FEED_WR1END0", "VBRK_WR1END0" ], [ "CLK_FEED_WR1END1", "VBRK_WR1END1" ], [ "CLK_FEED_WR1END2", "VBRK_WR1END2" ], [ "CLK_FEED_WR1END3", "VBRK_WR1END3" ], [ "CLK_FEED_WW2A0", "VBRK_WW2A0" ], [ "CLK_FEED_WW2A1", "VBRK_WW2A1" ], [ "CLK_FEED_WW2A2", "VBRK_WW2A2" ], [ "CLK_FEED_WW2A3", "VBRK_WW2A3" ], [ "CLK_FEED_WW2END0", "VBRK_WW2END0" ], [ "CLK_FEED_WW2END1", "VBRK_WW2END1" ], [ "CLK_FEED_WW2END2", "VBRK_WW2END2" ], [ "CLK_FEED_WW2END3", "VBRK_WW2END3" ], [ "CLK_FEED_WW4A0", "VBRK_WW4A0" ], [ "CLK_FEED_WW4A1", "VBRK_WW4A1" ], [ "CLK_FEED_WW4A2", "VBRK_WW4A2" ], [ "CLK_FEED_WW4A3", "VBRK_WW4A3" ], [ "CLK_FEED_WW4B0", "VBRK_WW4B0" ], [ "CLK_FEED_WW4B1", "VBRK_WW4B1" ], [ "CLK_FEED_WW4B2", "VBRK_WW4B2" ], [ "CLK_FEED_WW4B3", "VBRK_WW4B3" ], [ "CLK_FEED_WW4C0", "VBRK_WW4C0" ], [ "CLK_FEED_WW4C1", "VBRK_WW4C1" ], [ "CLK_FEED_WW4C2", "VBRK_WW4C2" ], [ "CLK_FEED_WW4C3", "VBRK_WW4C3" ], [ "CLK_FEED_WW4END0", "VBRK_WW4END0" ], [ "CLK_FEED_WW4END1", "VBRK_WW4END1" ], [ "CLK_FEED_WW4END2", "VBRK_WW4END2" ], [ "CLK_FEED_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_6", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_6", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_6", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_6", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_6", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_6", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_6", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_6", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_6", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_6", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_6", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_6", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_6", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_6", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_6", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_6", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_6", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_6", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_6", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_6", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_6", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_6", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_6", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_6", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_6", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_6", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_6", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_6", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_6", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_6", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_6", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_6", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_6", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_6", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_6", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_6", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_6", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_6", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_6", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_6", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_6", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_6", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_6", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_6", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_6", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_6", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_6", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_6", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_6", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_6", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_6", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_6", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_6", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_6", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_6", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_6", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_6", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_6", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_6", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_6", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_6", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_6", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_6", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_6", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_6", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_6", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_6", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_6", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_6", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_6", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_6", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_6", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_6", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_6", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_6", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_6", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_6", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_6", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_6", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_6", "INT_INTERFACE_LH12" ], [ "CLK_PMV_MONITOR_N_6", "INT_INTERFACE_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_6", "INT_INTERFACE_MONITOR_P" ], [ "CLK_PMV_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_6", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_5", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_5", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_5", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_5", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_5", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_5", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_5", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_5", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_5", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_5", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_5", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_5", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_5", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_5", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_5", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_5", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_5", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_5", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_5", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_5", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_5", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_5", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_5", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_5", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_5", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_5", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_5", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_5", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_5", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_5", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_5", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_5", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_5", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_5", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_5", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_5", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_5", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_5", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_5", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_5", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_5", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_5", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_5", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_5", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_5", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_5", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_5", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_5", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_5", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_5", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_5", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_5", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_5", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_5", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_5", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_5", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_5", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_5", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_5", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_5", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_5", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_5", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_5", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_5", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_5", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_5", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_5", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_5", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_5", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_5", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_5", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_5", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_5", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_5", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_5", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_5", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_5", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_5", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_5", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_5", "INT_INTERFACE_LH12" ], [ "CLK_PMV_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_4", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_4", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_4", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_4", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_4", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_4", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_4", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_4", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_4", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_4", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_4", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_4", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_4", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_4", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_4", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_4", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_4", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_4", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_4", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_4", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_4", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_4", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_4", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_4", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_4", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_4", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_4", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_4", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_4", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_4", "INT_INTERFACE_LH12" ], [ "CLK_PMV_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "CLK_PMV_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_3", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_3", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_3", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_3", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_3", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_3", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_3", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_3", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_3", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_3", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_3", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_3", "INT_INTERFACE_LH12" ], [ "CLK_PMV_LOGIC_OUTS1_3", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_PMV_LOGIC_OUTS9_3", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CLK_PMV_LOGIC_OUTS13_3", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CLK_PMV_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_2", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_2", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_2", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_2", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_2", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_2", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_2", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_2", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_2", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_2", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_2", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_2", "INT_INTERFACE_LH12" ], [ "CLK_PMV_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "CLK_PMV_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_1", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_1", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_1", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_1", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_1", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_1", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_1", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_1", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_1", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_1", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_1", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_1", "INT_INTERFACE_LH12" ], [ "CLK_PMV_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_PMV_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CLK_PMV_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CLK_PMV_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CLK_PMV_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CLK_PMV_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CLK_PMV_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CLK_PMV_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CLK_PMV_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CLK_PMV_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CLK_PMV_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CLK_PMV_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CLK_PMV_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CLK_PMV_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CLK_PMV_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CLK_PMV_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CLK_PMV_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CLK_PMV_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CLK_PMV_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CLK_PMV_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CLK_PMV_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LH1_0", "INT_INTERFACE_LH1" ], [ "CLK_PMV_LH2_0", "INT_INTERFACE_LH2" ], [ "CLK_PMV_LH3_0", "INT_INTERFACE_LH3" ], [ "CLK_PMV_LH4_0", "INT_INTERFACE_LH4" ], [ "CLK_PMV_LH5_0", "INT_INTERFACE_LH5" ], [ "CLK_PMV_LH6_0", "INT_INTERFACE_LH6" ], [ "CLK_PMV_LH7_0", "INT_INTERFACE_LH7" ], [ "CLK_PMV_LH8_0", "INT_INTERFACE_LH8" ], [ "CLK_PMV_LH9_0", "INT_INTERFACE_LH9" ], [ "CLK_PMV_LH10_0", "INT_INTERFACE_LH10" ], [ "CLK_PMV_LH11_0", "INT_INTERFACE_LH11" ], [ "CLK_PMV_LH12_0", "INT_INTERFACE_LH12" ], [ "CLK_PMV_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "CLK_PMV_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CLK_PMV_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CLK_PMV_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CLK_PMV_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CLK_PMV_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CLK_PMV_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CLK_PMV_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CLK_PMV_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CLK_PMV_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CLK_PMV_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CLK_PMV_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CLK_PMV_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CLK_PMV_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CLK_PMV_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CLK_PMV_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CLK_PMV_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CLK_PMV_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CLK_PMV_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CLK_PMV_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CLK_PMV_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CLK_PMV_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CLK_PMV_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CLK_PMV_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CLK_PMV_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CLK_PMV_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CLK_PMV_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CLK_PMV_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CLK_PMV_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CLK_PMV_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CLK_PMV_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CLK_PMV_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CLK_PMV_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CLK_PMV_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CLK_PMV_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CLK_PMV_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CLK_PMV_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CLK_PMV_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CLK_PMV_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CLK_PMV_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CLK_PMV_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CLK_PMV_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CLK_PMV_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CLK_PMV_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CLK_PMV_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CLK_PMV_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CLK_PMV_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CLK_PMV_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CLK_PMV_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CLK_PMV_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CLK_PMV_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CLK_PMV_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CLK_PMV_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CLK_PMV_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CLK_PMV_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CLK_PMV_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CLK_PMV_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CLK_PMV_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CLK_PMV_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CLK_PMV_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CLK_PMV_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CLK_PMV_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CLK_PMV_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CLK_PMV_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CLK_PMV_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CLK_PMV_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CLK_PMV_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CLK_PMV_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CLK_PMV_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CLK_PMV_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CLK_PMV_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CLK_PMV_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CLK_PMV_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CLK_PMV_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CLK_PMV_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_6", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_6", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_6", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_6", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_6", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_6", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_6", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_6", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_6", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_6", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_6", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_6", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_6", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_6", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_6", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_6", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_6", "VBRK_LH1" ], [ "CLK_PMV_LH2_6", "VBRK_LH2" ], [ "CLK_PMV_LH3_6", "VBRK_LH3" ], [ "CLK_PMV_LH4_6", "VBRK_LH4" ], [ "CLK_PMV_LH5_6", "VBRK_LH5" ], [ "CLK_PMV_LH6_6", "VBRK_LH6" ], [ "CLK_PMV_LH7_6", "VBRK_LH7" ], [ "CLK_PMV_LH8_6", "VBRK_LH8" ], [ "CLK_PMV_LH9_6", "VBRK_LH9" ], [ "CLK_PMV_LH10_6", "VBRK_LH10" ], [ "CLK_PMV_LH11_6", "VBRK_LH11" ], [ "CLK_PMV_LH12_6", "VBRK_LH12" ], [ "CLK_PMV_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CLK_PMV_NE2A0_6", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_6", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_6", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_6", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_6", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_6", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_6", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_6", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_6", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_6", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_6", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_6", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_6", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_6", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_6", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_6", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_6", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_6", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_6", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_6", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_6", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_6", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_6", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_6", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_6", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_6", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_6", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_6", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_6", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_6", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_6", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_6", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_6", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_6", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_6", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_6", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_6", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_6", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_6", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_6", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_6", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_6", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_6", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_6", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_6", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_6", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_6", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_6", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_6", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_6", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_6", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_6", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_6", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_6", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_6", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_6", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_6", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_6", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_6", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_6", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_6", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_6", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_6", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_6", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_6", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_6", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_6", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_6", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_6", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_6", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_6", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_5", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_5", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_5", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_5", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_5", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_5", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_5", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_5", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_5", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_5", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_5", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_5", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_5", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_5", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_5", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_5", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_5", "VBRK_LH1" ], [ "CLK_PMV_LH2_5", "VBRK_LH2" ], [ "CLK_PMV_LH3_5", "VBRK_LH3" ], [ "CLK_PMV_LH4_5", "VBRK_LH4" ], [ "CLK_PMV_LH5_5", "VBRK_LH5" ], [ "CLK_PMV_LH6_5", "VBRK_LH6" ], [ "CLK_PMV_LH7_5", "VBRK_LH7" ], [ "CLK_PMV_LH8_5", "VBRK_LH8" ], [ "CLK_PMV_LH9_5", "VBRK_LH9" ], [ "CLK_PMV_LH10_5", "VBRK_LH10" ], [ "CLK_PMV_LH11_5", "VBRK_LH11" ], [ "CLK_PMV_LH12_5", "VBRK_LH12" ], [ "CLK_PMV_NE2A0_5", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_5", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_5", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_5", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_5", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_5", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_5", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_5", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_5", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_5", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_5", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_5", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_5", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_5", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_5", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_5", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_5", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_5", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_5", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_5", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_5", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_5", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_5", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_5", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_5", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_5", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_5", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_5", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_5", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_5", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_5", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_5", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_5", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_5", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_5", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_5", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_5", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_5", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_5", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_5", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_5", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_5", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_5", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_5", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_5", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_5", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_5", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_5", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_5", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_5", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_5", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_5", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_5", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_5", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_5", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_5", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_5", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_5", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_5", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_5", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_5", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_5", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_5", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_5", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_5", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_5", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_5", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_5", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_5", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_5", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_5", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_4", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_4", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_4", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_4", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_4", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_4", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_4", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_4", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_4", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_4", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_4", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_4", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_4", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_4", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_4", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_4", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_4", "VBRK_LH1" ], [ "CLK_PMV_LH2_4", "VBRK_LH2" ], [ "CLK_PMV_LH3_4", "VBRK_LH3" ], [ "CLK_PMV_LH4_4", "VBRK_LH4" ], [ "CLK_PMV_LH5_4", "VBRK_LH5" ], [ "CLK_PMV_LH6_4", "VBRK_LH6" ], [ "CLK_PMV_LH7_4", "VBRK_LH7" ], [ "CLK_PMV_LH8_4", "VBRK_LH8" ], [ "CLK_PMV_LH9_4", "VBRK_LH9" ], [ "CLK_PMV_LH10_4", "VBRK_LH10" ], [ "CLK_PMV_LH11_4", "VBRK_LH11" ], [ "CLK_PMV_LH12_4", "VBRK_LH12" ], [ "CLK_PMV_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CLK_PMV_NE2A0_4", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_4", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_4", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_4", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_4", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_4", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_4", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_4", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_4", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_4", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_4", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_4", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_4", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_4", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_4", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_4", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_4", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_4", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_4", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_4", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_4", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_4", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_4", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_4", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_4", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_4", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_4", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_4", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_4", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_4", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_4", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_4", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_4", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_4", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_4", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_4", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_4", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_4", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_4", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_4", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_4", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_4", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_4", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_4", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_4", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_4", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_4", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_4", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_4", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_4", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_4", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_4", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_4", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_4", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_4", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_4", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_4", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_4", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_4", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_4", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_4", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_4", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_4", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_4", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_4", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_4", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_4", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_4", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_4", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_4", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_4", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_3", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_3", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_3", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_3", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_3", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_3", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_3", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_3", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_3", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_3", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_3", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_3", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_3", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_3", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_3", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_3", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_3", "VBRK_LH1" ], [ "CLK_PMV_LH2_3", "VBRK_LH2" ], [ "CLK_PMV_LH3_3", "VBRK_LH3" ], [ "CLK_PMV_LH4_3", "VBRK_LH4" ], [ "CLK_PMV_LH5_3", "VBRK_LH5" ], [ "CLK_PMV_LH6_3", "VBRK_LH6" ], [ "CLK_PMV_LH7_3", "VBRK_LH7" ], [ "CLK_PMV_LH8_3", "VBRK_LH8" ], [ "CLK_PMV_LH9_3", "VBRK_LH9" ], [ "CLK_PMV_LH10_3", "VBRK_LH10" ], [ "CLK_PMV_LH11_3", "VBRK_LH11" ], [ "CLK_PMV_LH12_3", "VBRK_LH12" ], [ "CLK_PMV_NE2A0_3", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_3", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_3", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_3", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_3", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_3", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_3", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_3", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_3", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_3", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_3", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_3", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_3", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_3", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_3", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_3", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_3", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_3", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_3", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_3", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_3", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_3", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_3", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_3", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_3", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_3", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_3", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_3", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_3", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_3", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_3", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_3", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_3", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_3", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_3", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_3", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_3", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_3", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_3", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_3", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_3", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_3", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_3", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_3", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_3", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_3", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_3", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_3", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_3", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_3", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_3", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_3", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_3", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_3", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_3", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_3", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_3", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_3", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_3", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_3", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_3", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_3", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_3", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_3", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_3", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_3", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_3", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_3", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_3", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_3", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_3", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_2", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_2", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_2", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_2", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_2", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_2", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_2", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_2", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_2", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_2", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_2", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_2", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_2", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_2", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_2", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_2", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_2", "VBRK_LH1" ], [ "CLK_PMV_LH2_2", "VBRK_LH2" ], [ "CLK_PMV_LH3_2", "VBRK_LH3" ], [ "CLK_PMV_LH4_2", "VBRK_LH4" ], [ "CLK_PMV_LH5_2", "VBRK_LH5" ], [ "CLK_PMV_LH6_2", "VBRK_LH6" ], [ "CLK_PMV_LH7_2", "VBRK_LH7" ], [ "CLK_PMV_LH8_2", "VBRK_LH8" ], [ "CLK_PMV_LH9_2", "VBRK_LH9" ], [ "CLK_PMV_LH10_2", "VBRK_LH10" ], [ "CLK_PMV_LH11_2", "VBRK_LH11" ], [ "CLK_PMV_LH12_2", "VBRK_LH12" ], [ "CLK_PMV_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CLK_PMV_NE2A0_2", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_2", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_2", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_2", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_2", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_2", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_2", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_2", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_2", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_2", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_2", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_2", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_2", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_2", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_2", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_2", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_2", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_2", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_2", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_2", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_2", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_2", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_2", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_2", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_2", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_2", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_2", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_2", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_2", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_2", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_2", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_2", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_2", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_2", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_2", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_2", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_2", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_2", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_2", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_2", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_2", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_2", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_2", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_2", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_2", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_2", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_2", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_2", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_2", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_2", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_2", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_2", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_2", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_2", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_2", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_2", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_2", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_2", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_2", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_2", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_2", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_2", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_2", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_2", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_2", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_2", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_2", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_2", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_2", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_2", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_2", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_1", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_1", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_1", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_1", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_1", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_1", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_1", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_1", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_1", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_1", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_1", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_1", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_1", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_1", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_1", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_1", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_1", "VBRK_LH1" ], [ "CLK_PMV_LH2_1", "VBRK_LH2" ], [ "CLK_PMV_LH3_1", "VBRK_LH3" ], [ "CLK_PMV_LH4_1", "VBRK_LH4" ], [ "CLK_PMV_LH5_1", "VBRK_LH5" ], [ "CLK_PMV_LH6_1", "VBRK_LH6" ], [ "CLK_PMV_LH7_1", "VBRK_LH7" ], [ "CLK_PMV_LH8_1", "VBRK_LH8" ], [ "CLK_PMV_LH9_1", "VBRK_LH9" ], [ "CLK_PMV_LH10_1", "VBRK_LH10" ], [ "CLK_PMV_LH11_1", "VBRK_LH11" ], [ "CLK_PMV_LH12_1", "VBRK_LH12" ], [ "CLK_PMV_NE2A0_1", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_1", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_1", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_1", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_1", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_1", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_1", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_1", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_1", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_1", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_1", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_1", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_1", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_1", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_1", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_1", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_1", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_1", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_1", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_1", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_1", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_1", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_1", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_1", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_1", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_1", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_1", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_1", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_1", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_1", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_1", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_1", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_1", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_1", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_1", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_1", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_1", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_1", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_1", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_1", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_1", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_1", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_1", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_1", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_1", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_1", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_1", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_1", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_1", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_1", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_1", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_1", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_1", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_1", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_1", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_1", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_1", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_1", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_1", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_1", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_1", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_1", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_1", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_1", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_1", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_1", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_1", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_1", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_1", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_1", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_1", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_PMV", "VBRK" ], "wire_pairs": [ [ "CLK_PMV_EE2A0_0", "VBRK_EE2A0" ], [ "CLK_PMV_EE2A1_0", "VBRK_EE2A1" ], [ "CLK_PMV_EE2A2_0", "VBRK_EE2A2" ], [ "CLK_PMV_EE2A3_0", "VBRK_EE2A3" ], [ "CLK_PMV_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CLK_PMV_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CLK_PMV_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CLK_PMV_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CLK_PMV_EE4A0_0", "VBRK_EE4A0" ], [ "CLK_PMV_EE4A1_0", "VBRK_EE4A1" ], [ "CLK_PMV_EE4A2_0", "VBRK_EE4A2" ], [ "CLK_PMV_EE4A3_0", "VBRK_EE4A3" ], [ "CLK_PMV_EE4B0_0", "VBRK_EE4B0" ], [ "CLK_PMV_EE4B1_0", "VBRK_EE4B1" ], [ "CLK_PMV_EE4B2_0", "VBRK_EE4B2" ], [ "CLK_PMV_EE4B3_0", "VBRK_EE4B3" ], [ "CLK_PMV_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CLK_PMV_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CLK_PMV_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CLK_PMV_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CLK_PMV_EE4C0_0", "VBRK_EE4C0" ], [ "CLK_PMV_EE4C1_0", "VBRK_EE4C1" ], [ "CLK_PMV_EE4C2_0", "VBRK_EE4C2" ], [ "CLK_PMV_EE4C3_0", "VBRK_EE4C3" ], [ "CLK_PMV_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CLK_PMV_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CLK_PMV_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CLK_PMV_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CLK_PMV_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CLK_PMV_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CLK_PMV_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CLK_PMV_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CLK_PMV_LH1_0", "VBRK_LH1" ], [ "CLK_PMV_LH2_0", "VBRK_LH2" ], [ "CLK_PMV_LH3_0", "VBRK_LH3" ], [ "CLK_PMV_LH4_0", "VBRK_LH4" ], [ "CLK_PMV_LH5_0", "VBRK_LH5" ], [ "CLK_PMV_LH6_0", "VBRK_LH6" ], [ "CLK_PMV_LH7_0", "VBRK_LH7" ], [ "CLK_PMV_LH8_0", "VBRK_LH8" ], [ "CLK_PMV_LH9_0", "VBRK_LH9" ], [ "CLK_PMV_LH10_0", "VBRK_LH10" ], [ "CLK_PMV_LH11_0", "VBRK_LH11" ], [ "CLK_PMV_LH12_0", "VBRK_LH12" ], [ "CLK_PMV_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CLK_PMV_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CLK_PMV_NE2A0_0", "VBRK_NE2A0" ], [ "CLK_PMV_NE2A1_0", "VBRK_NE2A1" ], [ "CLK_PMV_NE2A2_0", "VBRK_NE2A2" ], [ "CLK_PMV_NE2A3_0", "VBRK_NE2A3" ], [ "CLK_PMV_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CLK_PMV_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CLK_PMV_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CLK_PMV_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CLK_PMV_NE4C0_0", "VBRK_NE4C0" ], [ "CLK_PMV_NE4C1_0", "VBRK_NE4C1" ], [ "CLK_PMV_NE4C2_0", "VBRK_NE4C2" ], [ "CLK_PMV_NE4C3_0", "VBRK_NE4C3" ], [ "CLK_PMV_NW2A0_0", "VBRK_NW2A0" ], [ "CLK_PMV_NW2A1_0", "VBRK_NW2A1" ], [ "CLK_PMV_NW2A2_0", "VBRK_NW2A2" ], [ "CLK_PMV_NW2A3_0", "VBRK_NW2A3" ], [ "CLK_PMV_NW4A0_0", "VBRK_NW4A0" ], [ "CLK_PMV_NW4A1_0", "VBRK_NW4A1" ], [ "CLK_PMV_NW4A2_0", "VBRK_NW4A2" ], [ "CLK_PMV_NW4A3_0", "VBRK_NW4A3" ], [ "CLK_PMV_NW4END0_0", "VBRK_NW4END0" ], [ "CLK_PMV_NW4END1_0", "VBRK_NW4END1" ], [ "CLK_PMV_NW4END2_0", "VBRK_NW4END2" ], [ "CLK_PMV_NW4END3_0", "VBRK_NW4END3" ], [ "CLK_PMV_SE2A0_0", "VBRK_SE2A0" ], [ "CLK_PMV_SE2A1_0", "VBRK_SE2A1" ], [ "CLK_PMV_SE2A2_0", "VBRK_SE2A2" ], [ "CLK_PMV_SE2A3_0", "VBRK_SE2A3" ], [ "CLK_PMV_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CLK_PMV_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CLK_PMV_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CLK_PMV_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CLK_PMV_SE4C0_0", "VBRK_SE4C0" ], [ "CLK_PMV_SE4C1_0", "VBRK_SE4C1" ], [ "CLK_PMV_SE4C2_0", "VBRK_SE4C2" ], [ "CLK_PMV_SE4C3_0", "VBRK_SE4C3" ], [ "CLK_PMV_SW2A0_0", "VBRK_SW2A0" ], [ "CLK_PMV_SW2A1_0", "VBRK_SW2A1" ], [ "CLK_PMV_SW2A2_0", "VBRK_SW2A2" ], [ "CLK_PMV_SW2A3_0", "VBRK_SW2A3" ], [ "CLK_PMV_SW4A0_0", "VBRK_SW4A0" ], [ "CLK_PMV_SW4A1_0", "VBRK_SW4A1" ], [ "CLK_PMV_SW4A2_0", "VBRK_SW4A2" ], [ "CLK_PMV_SW4A3_0", "VBRK_SW4A3" ], [ "CLK_PMV_SW4END0_0", "VBRK_SW4END0" ], [ "CLK_PMV_SW4END1_0", "VBRK_SW4END1" ], [ "CLK_PMV_SW4END2_0", "VBRK_SW4END2" ], [ "CLK_PMV_SW4END3_0", "VBRK_SW4END3" ], [ "CLK_PMV_WL1END0_0", "VBRK_WL1END0" ], [ "CLK_PMV_WL1END1_0", "VBRK_WL1END1" ], [ "CLK_PMV_WL1END2_0", "VBRK_WL1END2" ], [ "CLK_PMV_WL1END3_0", "VBRK_WL1END3" ], [ "CLK_PMV_WR1END0_0", "VBRK_WR1END0" ], [ "CLK_PMV_WR1END1_0", "VBRK_WR1END1" ], [ "CLK_PMV_WR1END2_0", "VBRK_WR1END2" ], [ "CLK_PMV_WR1END3_0", "VBRK_WR1END3" ], [ "CLK_PMV_WW2A0_0", "VBRK_WW2A0" ], [ "CLK_PMV_WW2A1_0", "VBRK_WW2A1" ], [ "CLK_PMV_WW2A2_0", "VBRK_WW2A2" ], [ "CLK_PMV_WW2A3_0", "VBRK_WW2A3" ], [ "CLK_PMV_WW2END0_0", "VBRK_WW2END0" ], [ "CLK_PMV_WW2END1_0", "VBRK_WW2END1" ], [ "CLK_PMV_WW2END2_0", "VBRK_WW2END2" ], [ "CLK_PMV_WW2END3_0", "VBRK_WW2END3" ], [ "CLK_PMV_WW4A0_0", "VBRK_WW4A0" ], [ "CLK_PMV_WW4A1_0", "VBRK_WW4A1" ], [ "CLK_PMV_WW4A2_0", "VBRK_WW4A2" ], [ "CLK_PMV_WW4A3_0", "VBRK_WW4A3" ], [ "CLK_PMV_WW4B0_0", "VBRK_WW4B0" ], [ "CLK_PMV_WW4B1_0", "VBRK_WW4B1" ], [ "CLK_PMV_WW4B2_0", "VBRK_WW4B2" ], [ "CLK_PMV_WW4B3_0", "VBRK_WW4B3" ], [ "CLK_PMV_WW4C0_0", "VBRK_WW4C0" ], [ "CLK_PMV_WW4C1_0", "VBRK_WW4C1" ], [ "CLK_PMV_WW4C2_0", "VBRK_WW4C2" ], [ "CLK_PMV_WW4C3_0", "VBRK_WW4C3" ], [ "CLK_PMV_WW4END0_0", "VBRK_WW4END0" ], [ "CLK_PMV_WW4END1_0", "VBRK_WW4END1" ], [ "CLK_PMV_WW4END2_0", "VBRK_WW4END2" ], [ "CLK_PMV_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_PMV2", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CLK_FEED_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CLK_FEED_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CLK_FEED_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CLK_FEED_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_FEED_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CLK_FEED_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CLK_FEED_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CLK_FEED_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CLK_FEED_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CLK_FEED_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CLK_FEED_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CLK_FEED_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CLK_FEED_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_FEED_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CLK_FEED_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CLK_FEED_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CLK_FEED_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CLK_FEED_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_FEED_LH1", "INT_INTERFACE_LH1" ], [ "CLK_FEED_LH2", "INT_INTERFACE_LH2" ], [ "CLK_FEED_LH3", "INT_INTERFACE_LH3" ], [ "CLK_FEED_LH4", "INT_INTERFACE_LH4" ], [ "CLK_FEED_LH5", "INT_INTERFACE_LH5" ], [ "CLK_FEED_LH6", "INT_INTERFACE_LH6" ], [ "CLK_FEED_LH7", "INT_INTERFACE_LH7" ], [ "CLK_FEED_LH8", "INT_INTERFACE_LH8" ], [ "CLK_FEED_LH9", "INT_INTERFACE_LH9" ], [ "CLK_FEED_LH10", "INT_INTERFACE_LH10" ], [ "CLK_FEED_LH11", "INT_INTERFACE_LH11" ], [ "CLK_FEED_LH12", "INT_INTERFACE_LH12" ], [ "CLK_FEED_MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "CLK_FEED_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CLK_FEED_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CLK_FEED_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CLK_FEED_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CLK_FEED_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_FEED_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CLK_FEED_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CLK_FEED_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CLK_FEED_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CLK_FEED_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CLK_FEED_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CLK_FEED_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CLK_FEED_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CLK_FEED_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CLK_FEED_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CLK_FEED_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CLK_FEED_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CLK_FEED_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CLK_FEED_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CLK_FEED_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CLK_FEED_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CLK_FEED_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CLK_FEED_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CLK_FEED_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CLK_FEED_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CLK_FEED_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_FEED_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CLK_FEED_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CLK_FEED_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CLK_FEED_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CLK_FEED_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CLK_FEED_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CLK_FEED_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CLK_FEED_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CLK_FEED_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CLK_FEED_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CLK_FEED_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CLK_FEED_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CLK_FEED_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CLK_FEED_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CLK_FEED_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CLK_FEED_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CLK_FEED_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CLK_FEED_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CLK_FEED_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CLK_FEED_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CLK_FEED_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CLK_FEED_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CLK_FEED_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CLK_FEED_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CLK_FEED_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CLK_FEED_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CLK_FEED_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CLK_FEED_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CLK_FEED_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CLK_FEED_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CLK_FEED_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CLK_FEED_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CLK_FEED_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CLK_FEED_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CLK_FEED_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CLK_FEED_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CLK_FEED_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CLK_FEED_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CLK_FEED_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CLK_FEED_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CLK_FEED_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CLK_FEED_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CLK_FEED_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CLK_FEED_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CLK_FEED_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CLK_FEED_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CLK_FEED_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CLK_FEED_WW4END3", "INT_INTERFACE_WW4END3" ], [ "CLK_PMV_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LOGIC_OUTS5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_PMV_LOGIC_OUTS9_0", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CLK_PMV_LOGIC_OUTS19_0", "INT_INTERFACE_LOGIC_OUTS_B19" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_PMV2", "VBRK" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "VBRK_EE2A0" ], [ "CLK_FEED_EE2A1", "VBRK_EE2A1" ], [ "CLK_FEED_EE2A2", "VBRK_EE2A2" ], [ "CLK_FEED_EE2A3", "VBRK_EE2A3" ], [ "CLK_FEED_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLK_FEED_EE4A0", "VBRK_EE4A0" ], [ "CLK_FEED_EE4A1", "VBRK_EE4A1" ], [ "CLK_FEED_EE4A2", "VBRK_EE4A2" ], [ "CLK_FEED_EE4A3", "VBRK_EE4A3" ], [ "CLK_FEED_EE4B0", "VBRK_EE4B0" ], [ "CLK_FEED_EE4B1", "VBRK_EE4B1" ], [ "CLK_FEED_EE4B2", "VBRK_EE4B2" ], [ "CLK_FEED_EE4B3", "VBRK_EE4B3" ], [ "CLK_FEED_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLK_FEED_EE4C0", "VBRK_EE4C0" ], [ "CLK_FEED_EE4C1", "VBRK_EE4C1" ], [ "CLK_FEED_EE4C2", "VBRK_EE4C2" ], [ "CLK_FEED_EE4C3", "VBRK_EE4C3" ], [ "CLK_FEED_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLK_FEED_LH1", "VBRK_LH1" ], [ "CLK_FEED_LH2", "VBRK_LH2" ], [ "CLK_FEED_LH3", "VBRK_LH3" ], [ "CLK_FEED_LH4", "VBRK_LH4" ], [ "CLK_FEED_LH5", "VBRK_LH5" ], [ "CLK_FEED_LH6", "VBRK_LH6" ], [ "CLK_FEED_LH7", "VBRK_LH7" ], [ "CLK_FEED_LH8", "VBRK_LH8" ], [ "CLK_FEED_LH9", "VBRK_LH9" ], [ "CLK_FEED_LH10", "VBRK_LH10" ], [ "CLK_FEED_LH11", "VBRK_LH11" ], [ "CLK_FEED_LH12", "VBRK_LH12" ], [ "CLK_FEED_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLK_FEED_NE2A0", "VBRK_NE2A0" ], [ "CLK_FEED_NE2A1", "VBRK_NE2A1" ], [ "CLK_FEED_NE2A2", "VBRK_NE2A2" ], [ "CLK_FEED_NE2A3", "VBRK_NE2A3" ], [ "CLK_FEED_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLK_FEED_NE4C0", "VBRK_NE4C0" ], [ "CLK_FEED_NE4C1", "VBRK_NE4C1" ], [ "CLK_FEED_NE4C2", "VBRK_NE4C2" ], [ "CLK_FEED_NE4C3", "VBRK_NE4C3" ], [ "CLK_FEED_NW2A0", "VBRK_NW2A0" ], [ "CLK_FEED_NW2A1", "VBRK_NW2A1" ], [ "CLK_FEED_NW2A2", "VBRK_NW2A2" ], [ "CLK_FEED_NW2A3", "VBRK_NW2A3" ], [ "CLK_FEED_NW4A0", "VBRK_NW4A0" ], [ "CLK_FEED_NW4A1", "VBRK_NW4A1" ], [ "CLK_FEED_NW4A2", "VBRK_NW4A2" ], [ "CLK_FEED_NW4A3", "VBRK_NW4A3" ], [ "CLK_FEED_NW4END0", "VBRK_NW4END0" ], [ "CLK_FEED_NW4END1", "VBRK_NW4END1" ], [ "CLK_FEED_NW4END2", "VBRK_NW4END2" ], [ "CLK_FEED_NW4END3", "VBRK_NW4END3" ], [ "CLK_FEED_SE2A0", "VBRK_SE2A0" ], [ "CLK_FEED_SE2A1", "VBRK_SE2A1" ], [ "CLK_FEED_SE2A2", "VBRK_SE2A2" ], [ "CLK_FEED_SE2A3", "VBRK_SE2A3" ], [ "CLK_FEED_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLK_FEED_SE4C0", "VBRK_SE4C0" ], [ "CLK_FEED_SE4C1", "VBRK_SE4C1" ], [ "CLK_FEED_SE4C2", "VBRK_SE4C2" ], [ "CLK_FEED_SE4C3", "VBRK_SE4C3" ], [ "CLK_FEED_SW2A0", "VBRK_SW2A0" ], [ "CLK_FEED_SW2A1", "VBRK_SW2A1" ], [ "CLK_FEED_SW2A2", "VBRK_SW2A2" ], [ "CLK_FEED_SW2A3", "VBRK_SW2A3" ], [ "CLK_FEED_SW4A0", "VBRK_SW4A0" ], [ "CLK_FEED_SW4A1", "VBRK_SW4A1" ], [ "CLK_FEED_SW4A2", "VBRK_SW4A2" ], [ "CLK_FEED_SW4A3", "VBRK_SW4A3" ], [ "CLK_FEED_SW4END0", "VBRK_SW4END0" ], [ "CLK_FEED_SW4END1", "VBRK_SW4END1" ], [ "CLK_FEED_SW4END2", "VBRK_SW4END2" ], [ "CLK_FEED_SW4END3", "VBRK_SW4END3" ], [ "CLK_FEED_WL1END0", "VBRK_WL1END0" ], [ "CLK_FEED_WL1END1", "VBRK_WL1END1" ], [ "CLK_FEED_WL1END2", "VBRK_WL1END2" ], [ "CLK_FEED_WL1END3", "VBRK_WL1END3" ], [ "CLK_FEED_WR1END0", "VBRK_WR1END0" ], [ "CLK_FEED_WR1END1", "VBRK_WR1END1" ], [ "CLK_FEED_WR1END2", "VBRK_WR1END2" ], [ "CLK_FEED_WR1END3", "VBRK_WR1END3" ], [ "CLK_FEED_WW2A0", "VBRK_WW2A0" ], [ "CLK_FEED_WW2A1", "VBRK_WW2A1" ], [ "CLK_FEED_WW2A2", "VBRK_WW2A2" ], [ "CLK_FEED_WW2A3", "VBRK_WW2A3" ], [ "CLK_FEED_WW2END0", "VBRK_WW2END0" ], [ "CLK_FEED_WW2END1", "VBRK_WW2END1" ], [ "CLK_FEED_WW2END2", "VBRK_WW2END2" ], [ "CLK_FEED_WW2END3", "VBRK_WW2END3" ], [ "CLK_FEED_WW4A0", "VBRK_WW4A0" ], [ "CLK_FEED_WW4A1", "VBRK_WW4A1" ], [ "CLK_FEED_WW4A2", "VBRK_WW4A2" ], [ "CLK_FEED_WW4A3", "VBRK_WW4A3" ], [ "CLK_FEED_WW4B0", "VBRK_WW4B0" ], [ "CLK_FEED_WW4B1", "VBRK_WW4B1" ], [ "CLK_FEED_WW4B2", "VBRK_WW4B2" ], [ "CLK_FEED_WW4B3", "VBRK_WW4B3" ], [ "CLK_FEED_WW4C0", "VBRK_WW4C0" ], [ "CLK_FEED_WW4C1", "VBRK_WW4C1" ], [ "CLK_FEED_WW4C2", "VBRK_WW4C2" ], [ "CLK_FEED_WW4C3", "VBRK_WW4C3" ], [ "CLK_FEED_WW4END0", "VBRK_WW4END0" ], [ "CLK_FEED_WW4END1", "VBRK_WW4END1" ], [ "CLK_FEED_WW4END2", "VBRK_WW4END2" ], [ "CLK_FEED_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_PMV2_SVT", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CLK_FEED_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CLK_FEED_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CLK_FEED_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CLK_FEED_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_FEED_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CLK_FEED_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CLK_FEED_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CLK_FEED_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CLK_FEED_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CLK_FEED_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CLK_FEED_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CLK_FEED_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CLK_FEED_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_FEED_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CLK_FEED_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CLK_FEED_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CLK_FEED_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CLK_FEED_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_FEED_LH1", "INT_INTERFACE_LH1" ], [ "CLK_FEED_LH2", "INT_INTERFACE_LH2" ], [ "CLK_FEED_LH3", "INT_INTERFACE_LH3" ], [ "CLK_FEED_LH4", "INT_INTERFACE_LH4" ], [ "CLK_FEED_LH5", "INT_INTERFACE_LH5" ], [ "CLK_FEED_LH6", "INT_INTERFACE_LH6" ], [ "CLK_FEED_LH7", "INT_INTERFACE_LH7" ], [ "CLK_FEED_LH8", "INT_INTERFACE_LH8" ], [ "CLK_FEED_LH9", "INT_INTERFACE_LH9" ], [ "CLK_FEED_LH10", "INT_INTERFACE_LH10" ], [ "CLK_FEED_LH11", "INT_INTERFACE_LH11" ], [ "CLK_FEED_LH12", "INT_INTERFACE_LH12" ], [ "CLK_FEED_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CLK_FEED_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CLK_FEED_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CLK_FEED_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CLK_FEED_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_FEED_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CLK_FEED_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CLK_FEED_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CLK_FEED_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CLK_FEED_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CLK_FEED_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CLK_FEED_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CLK_FEED_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CLK_FEED_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CLK_FEED_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CLK_FEED_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CLK_FEED_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CLK_FEED_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CLK_FEED_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CLK_FEED_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CLK_FEED_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CLK_FEED_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CLK_FEED_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CLK_FEED_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CLK_FEED_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CLK_FEED_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_FEED_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CLK_FEED_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CLK_FEED_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CLK_FEED_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CLK_FEED_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CLK_FEED_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CLK_FEED_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CLK_FEED_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CLK_FEED_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CLK_FEED_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CLK_FEED_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CLK_FEED_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CLK_FEED_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CLK_FEED_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CLK_FEED_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CLK_FEED_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CLK_FEED_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CLK_FEED_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CLK_FEED_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CLK_FEED_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CLK_FEED_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CLK_FEED_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CLK_FEED_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CLK_FEED_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CLK_FEED_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CLK_FEED_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CLK_FEED_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CLK_FEED_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CLK_FEED_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CLK_FEED_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CLK_FEED_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CLK_FEED_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CLK_FEED_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CLK_FEED_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CLK_FEED_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CLK_FEED_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CLK_FEED_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CLK_FEED_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CLK_FEED_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CLK_FEED_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CLK_FEED_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CLK_FEED_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CLK_FEED_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CLK_FEED_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CLK_FEED_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CLK_FEED_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CLK_FEED_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CLK_FEED_WW4END3", "INT_INTERFACE_WW4END3" ], [ "CLK_PMV_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LOGIC_OUTS5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CLK_PMV_LOGIC_OUTS9_0", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CLK_PMV_LOGIC_OUTS19_0", "INT_INTERFACE_LOGIC_OUTS_B19" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_PMV2_SVT", "VBRK" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "VBRK_EE2A0" ], [ "CLK_FEED_EE2A1", "VBRK_EE2A1" ], [ "CLK_FEED_EE2A2", "VBRK_EE2A2" ], [ "CLK_FEED_EE2A3", "VBRK_EE2A3" ], [ "CLK_FEED_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLK_FEED_EE4A0", "VBRK_EE4A0" ], [ "CLK_FEED_EE4A1", "VBRK_EE4A1" ], [ "CLK_FEED_EE4A2", "VBRK_EE4A2" ], [ "CLK_FEED_EE4A3", "VBRK_EE4A3" ], [ "CLK_FEED_EE4B0", "VBRK_EE4B0" ], [ "CLK_FEED_EE4B1", "VBRK_EE4B1" ], [ "CLK_FEED_EE4B2", "VBRK_EE4B2" ], [ "CLK_FEED_EE4B3", "VBRK_EE4B3" ], [ "CLK_FEED_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLK_FEED_EE4C0", "VBRK_EE4C0" ], [ "CLK_FEED_EE4C1", "VBRK_EE4C1" ], [ "CLK_FEED_EE4C2", "VBRK_EE4C2" ], [ "CLK_FEED_EE4C3", "VBRK_EE4C3" ], [ "CLK_FEED_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLK_FEED_LH1", "VBRK_LH1" ], [ "CLK_FEED_LH2", "VBRK_LH2" ], [ "CLK_FEED_LH3", "VBRK_LH3" ], [ "CLK_FEED_LH4", "VBRK_LH4" ], [ "CLK_FEED_LH5", "VBRK_LH5" ], [ "CLK_FEED_LH6", "VBRK_LH6" ], [ "CLK_FEED_LH7", "VBRK_LH7" ], [ "CLK_FEED_LH8", "VBRK_LH8" ], [ "CLK_FEED_LH9", "VBRK_LH9" ], [ "CLK_FEED_LH10", "VBRK_LH10" ], [ "CLK_FEED_LH11", "VBRK_LH11" ], [ "CLK_FEED_LH12", "VBRK_LH12" ], [ "CLK_FEED_NE2A0", "VBRK_NE2A0" ], [ "CLK_FEED_NE2A1", "VBRK_NE2A1" ], [ "CLK_FEED_NE2A2", "VBRK_NE2A2" ], [ "CLK_FEED_NE2A3", "VBRK_NE2A3" ], [ "CLK_FEED_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLK_FEED_NE4C0", "VBRK_NE4C0" ], [ "CLK_FEED_NE4C1", "VBRK_NE4C1" ], [ "CLK_FEED_NE4C2", "VBRK_NE4C2" ], [ "CLK_FEED_NE4C3", "VBRK_NE4C3" ], [ "CLK_FEED_NW2A0", "VBRK_NW2A0" ], [ "CLK_FEED_NW2A1", "VBRK_NW2A1" ], [ "CLK_FEED_NW2A2", "VBRK_NW2A2" ], [ "CLK_FEED_NW2A3", "VBRK_NW2A3" ], [ "CLK_FEED_NW4A0", "VBRK_NW4A0" ], [ "CLK_FEED_NW4A1", "VBRK_NW4A1" ], [ "CLK_FEED_NW4A2", "VBRK_NW4A2" ], [ "CLK_FEED_NW4A3", "VBRK_NW4A3" ], [ "CLK_FEED_NW4END0", "VBRK_NW4END0" ], [ "CLK_FEED_NW4END1", "VBRK_NW4END1" ], [ "CLK_FEED_NW4END2", "VBRK_NW4END2" ], [ "CLK_FEED_NW4END3", "VBRK_NW4END3" ], [ "CLK_FEED_SE2A0", "VBRK_SE2A0" ], [ "CLK_FEED_SE2A1", "VBRK_SE2A1" ], [ "CLK_FEED_SE2A2", "VBRK_SE2A2" ], [ "CLK_FEED_SE2A3", "VBRK_SE2A3" ], [ "CLK_FEED_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLK_FEED_SE4C0", "VBRK_SE4C0" ], [ "CLK_FEED_SE4C1", "VBRK_SE4C1" ], [ "CLK_FEED_SE4C2", "VBRK_SE4C2" ], [ "CLK_FEED_SE4C3", "VBRK_SE4C3" ], [ "CLK_FEED_SW2A0", "VBRK_SW2A0" ], [ "CLK_FEED_SW2A1", "VBRK_SW2A1" ], [ "CLK_FEED_SW2A2", "VBRK_SW2A2" ], [ "CLK_FEED_SW2A3", "VBRK_SW2A3" ], [ "CLK_FEED_SW4A0", "VBRK_SW4A0" ], [ "CLK_FEED_SW4A1", "VBRK_SW4A1" ], [ "CLK_FEED_SW4A2", "VBRK_SW4A2" ], [ "CLK_FEED_SW4A3", "VBRK_SW4A3" ], [ "CLK_FEED_SW4END0", "VBRK_SW4END0" ], [ "CLK_FEED_SW4END1", "VBRK_SW4END1" ], [ "CLK_FEED_SW4END2", "VBRK_SW4END2" ], [ "CLK_FEED_SW4END3", "VBRK_SW4END3" ], [ "CLK_FEED_WL1END0", "VBRK_WL1END0" ], [ "CLK_FEED_WL1END1", "VBRK_WL1END1" ], [ "CLK_FEED_WL1END2", "VBRK_WL1END2" ], [ "CLK_FEED_WL1END3", "VBRK_WL1END3" ], [ "CLK_FEED_WR1END0", "VBRK_WR1END0" ], [ "CLK_FEED_WR1END1", "VBRK_WR1END1" ], [ "CLK_FEED_WR1END2", "VBRK_WR1END2" ], [ "CLK_FEED_WR1END3", "VBRK_WR1END3" ], [ "CLK_FEED_WW2A0", "VBRK_WW2A0" ], [ "CLK_FEED_WW2A1", "VBRK_WW2A1" ], [ "CLK_FEED_WW2A2", "VBRK_WW2A2" ], [ "CLK_FEED_WW2A3", "VBRK_WW2A3" ], [ "CLK_FEED_WW2END0", "VBRK_WW2END0" ], [ "CLK_FEED_WW2END1", "VBRK_WW2END1" ], [ "CLK_FEED_WW2END2", "VBRK_WW2END2" ], [ "CLK_FEED_WW2END3", "VBRK_WW2END3" ], [ "CLK_FEED_WW4A0", "VBRK_WW4A0" ], [ "CLK_FEED_WW4A1", "VBRK_WW4A1" ], [ "CLK_FEED_WW4A2", "VBRK_WW4A2" ], [ "CLK_FEED_WW4A3", "VBRK_WW4A3" ], [ "CLK_FEED_WW4B0", "VBRK_WW4B0" ], [ "CLK_FEED_WW4B1", "VBRK_WW4B1" ], [ "CLK_FEED_WW4B2", "VBRK_WW4B2" ], [ "CLK_FEED_WW4B3", "VBRK_WW4B3" ], [ "CLK_FEED_WW4C0", "VBRK_WW4C0" ], [ "CLK_FEED_WW4C1", "VBRK_WW4C1" ], [ "CLK_FEED_WW4C2", "VBRK_WW4C2" ], [ "CLK_FEED_WW4C3", "VBRK_WW4C3" ], [ "CLK_FEED_WW4END0", "VBRK_WW4END0" ], [ "CLK_FEED_WW4END1", "VBRK_WW4END1" ], [ "CLK_FEED_WW4END2", "VBRK_WW4END2" ], [ "CLK_FEED_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CLK_PMVIOB", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CLK_FEED_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CLK_FEED_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CLK_FEED_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CLK_FEED_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CLK_FEED_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CLK_FEED_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CLK_FEED_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CLK_FEED_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CLK_FEED_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CLK_FEED_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CLK_FEED_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CLK_FEED_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CLK_FEED_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CLK_FEED_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CLK_FEED_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CLK_FEED_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CLK_FEED_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CLK_FEED_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CLK_FEED_LH1", "INT_INTERFACE_LH1" ], [ "CLK_FEED_LH2", "INT_INTERFACE_LH2" ], [ "CLK_FEED_LH3", "INT_INTERFACE_LH3" ], [ "CLK_FEED_LH4", "INT_INTERFACE_LH4" ], [ "CLK_FEED_LH5", "INT_INTERFACE_LH5" ], [ "CLK_FEED_LH6", "INT_INTERFACE_LH6" ], [ "CLK_FEED_LH7", "INT_INTERFACE_LH7" ], [ "CLK_FEED_LH8", "INT_INTERFACE_LH8" ], [ "CLK_FEED_LH9", "INT_INTERFACE_LH9" ], [ "CLK_FEED_LH10", "INT_INTERFACE_LH10" ], [ "CLK_FEED_LH11", "INT_INTERFACE_LH11" ], [ "CLK_FEED_LH12", "INT_INTERFACE_LH12" ], [ "CLK_FEED_MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "CLK_FEED_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CLK_FEED_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CLK_FEED_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CLK_FEED_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CLK_FEED_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CLK_FEED_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CLK_FEED_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CLK_FEED_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CLK_FEED_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CLK_FEED_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CLK_FEED_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CLK_FEED_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CLK_FEED_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CLK_FEED_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CLK_FEED_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CLK_FEED_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CLK_FEED_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CLK_FEED_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CLK_FEED_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CLK_FEED_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CLK_FEED_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CLK_FEED_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CLK_FEED_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CLK_FEED_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CLK_FEED_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CLK_FEED_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CLK_FEED_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CLK_FEED_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CLK_FEED_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CLK_FEED_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CLK_FEED_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CLK_FEED_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CLK_FEED_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CLK_FEED_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CLK_FEED_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CLK_FEED_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CLK_FEED_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CLK_FEED_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CLK_FEED_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CLK_FEED_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CLK_FEED_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CLK_FEED_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CLK_FEED_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CLK_FEED_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CLK_FEED_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CLK_FEED_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CLK_FEED_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CLK_FEED_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CLK_FEED_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CLK_FEED_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CLK_FEED_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CLK_FEED_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CLK_FEED_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CLK_FEED_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CLK_FEED_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CLK_FEED_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CLK_FEED_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CLK_FEED_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CLK_FEED_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CLK_FEED_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CLK_FEED_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CLK_FEED_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CLK_FEED_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CLK_FEED_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CLK_FEED_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CLK_FEED_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CLK_FEED_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CLK_FEED_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CLK_FEED_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CLK_FEED_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CLK_FEED_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CLK_FEED_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CLK_FEED_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CLK_FEED_WW4END3", "INT_INTERFACE_WW4END3" ], [ "CLK_PMV_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CLK_PMV_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CLK_PMV_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CLK_PMV_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CLK_PMV_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CLK_PMV_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CLK_PMV_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CLK_PMV_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CLK_PMV_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CLK_PMV_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CLK_PMV_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CLK_PMV_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CLK_PMV_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CLK_PMV_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CLK_PMV_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CLK_PMV_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CLK_PMV_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CLK_PMV_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CLK_PMV_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CLK_PMV_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CLK_PMV_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CLK_PMV_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CLK_PMV_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CLK_PMV_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CLK_PMV_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CLK_PMV_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CLK_PMV_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CLK_PMV_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CLK_PMV_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CLK_PMV_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CLK_PMV_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CLK_PMV_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CLK_PMV_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CLK_PMV_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CLK_PMV_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CLK_PMV_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CLK_PMV_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CLK_PMV_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CLK_PMV_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CLK_PMV_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CLK_PMV_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CLK_PMV_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CLK_PMV_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CLK_PMV_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CLK_PMV_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CLK_PMV_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CLK_PMV_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CLK_PMV_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CLK_PMV_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CLK_PMV_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CLK_PMV_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CLK_PMV_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CLK_PMV_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CLK_PMV_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CLK_PMV_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CLK_PMV_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CLK_PMV_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CLK_PMV_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CLK_PMV_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CLK_PMV_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CLK_PMV_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CLK_PMV_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CLK_PMV_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CLK_PMV_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CLK_PMV_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CLK_PMV_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CLK_PMV_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CLK_PMV_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CLK_PMV_LOGIC_OUTS0_0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CLK_PMV_LOGIC_OUTS1_0", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CLK_PMV_LOGIC_OUTS2_0", "INT_INTERFACE_LOGIC_OUTS_B2" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CLK_PMVIOB", "VBRK" ], "wire_pairs": [ [ "CLK_FEED_EE2A0", "VBRK_EE2A0" ], [ "CLK_FEED_EE2A1", "VBRK_EE2A1" ], [ "CLK_FEED_EE2A2", "VBRK_EE2A2" ], [ "CLK_FEED_EE2A3", "VBRK_EE2A3" ], [ "CLK_FEED_EE2BEG0", "VBRK_EE2BEG0" ], [ "CLK_FEED_EE2BEG1", "VBRK_EE2BEG1" ], [ "CLK_FEED_EE2BEG2", "VBRK_EE2BEG2" ], [ "CLK_FEED_EE2BEG3", "VBRK_EE2BEG3" ], [ "CLK_FEED_EE4A0", "VBRK_EE4A0" ], [ "CLK_FEED_EE4A1", "VBRK_EE4A1" ], [ "CLK_FEED_EE4A2", "VBRK_EE4A2" ], [ "CLK_FEED_EE4A3", "VBRK_EE4A3" ], [ "CLK_FEED_EE4B0", "VBRK_EE4B0" ], [ "CLK_FEED_EE4B1", "VBRK_EE4B1" ], [ "CLK_FEED_EE4B2", "VBRK_EE4B2" ], [ "CLK_FEED_EE4B3", "VBRK_EE4B3" ], [ "CLK_FEED_EE4BEG0", "VBRK_EE4BEG0" ], [ "CLK_FEED_EE4BEG1", "VBRK_EE4BEG1" ], [ "CLK_FEED_EE4BEG2", "VBRK_EE4BEG2" ], [ "CLK_FEED_EE4BEG3", "VBRK_EE4BEG3" ], [ "CLK_FEED_EE4C0", "VBRK_EE4C0" ], [ "CLK_FEED_EE4C1", "VBRK_EE4C1" ], [ "CLK_FEED_EE4C2", "VBRK_EE4C2" ], [ "CLK_FEED_EE4C3", "VBRK_EE4C3" ], [ "CLK_FEED_EL1BEG0", "VBRK_EL1BEG0" ], [ "CLK_FEED_EL1BEG1", "VBRK_EL1BEG1" ], [ "CLK_FEED_EL1BEG2", "VBRK_EL1BEG2" ], [ "CLK_FEED_EL1BEG3", "VBRK_EL1BEG3" ], [ "CLK_FEED_ER1BEG0", "VBRK_ER1BEG0" ], [ "CLK_FEED_ER1BEG1", "VBRK_ER1BEG1" ], [ "CLK_FEED_ER1BEG2", "VBRK_ER1BEG2" ], [ "CLK_FEED_ER1BEG3", "VBRK_ER1BEG3" ], [ "CLK_FEED_LH1", "VBRK_LH1" ], [ "CLK_FEED_LH2", "VBRK_LH2" ], [ "CLK_FEED_LH3", "VBRK_LH3" ], [ "CLK_FEED_LH4", "VBRK_LH4" ], [ "CLK_FEED_LH5", "VBRK_LH5" ], [ "CLK_FEED_LH6", "VBRK_LH6" ], [ "CLK_FEED_LH7", "VBRK_LH7" ], [ "CLK_FEED_LH8", "VBRK_LH8" ], [ "CLK_FEED_LH9", "VBRK_LH9" ], [ "CLK_FEED_LH10", "VBRK_LH10" ], [ "CLK_FEED_LH11", "VBRK_LH11" ], [ "CLK_FEED_LH12", "VBRK_LH12" ], [ "CLK_FEED_MONITOR_N", "VBRK_MONITOR_N" ], [ "CLK_FEED_MONITOR_P", "VBRK_MONITOR_P" ], [ "CLK_FEED_NE2A0", "VBRK_NE2A0" ], [ "CLK_FEED_NE2A1", "VBRK_NE2A1" ], [ "CLK_FEED_NE2A2", "VBRK_NE2A2" ], [ "CLK_FEED_NE2A3", "VBRK_NE2A3" ], [ "CLK_FEED_NE4BEG0", "VBRK_NE4BEG0" ], [ "CLK_FEED_NE4BEG1", "VBRK_NE4BEG1" ], [ "CLK_FEED_NE4BEG2", "VBRK_NE4BEG2" ], [ "CLK_FEED_NE4BEG3", "VBRK_NE4BEG3" ], [ "CLK_FEED_NE4C0", "VBRK_NE4C0" ], [ "CLK_FEED_NE4C1", "VBRK_NE4C1" ], [ "CLK_FEED_NE4C2", "VBRK_NE4C2" ], [ "CLK_FEED_NE4C3", "VBRK_NE4C3" ], [ "CLK_FEED_NW2A0", "VBRK_NW2A0" ], [ "CLK_FEED_NW2A1", "VBRK_NW2A1" ], [ "CLK_FEED_NW2A2", "VBRK_NW2A2" ], [ "CLK_FEED_NW2A3", "VBRK_NW2A3" ], [ "CLK_FEED_NW4A0", "VBRK_NW4A0" ], [ "CLK_FEED_NW4A1", "VBRK_NW4A1" ], [ "CLK_FEED_NW4A2", "VBRK_NW4A2" ], [ "CLK_FEED_NW4A3", "VBRK_NW4A3" ], [ "CLK_FEED_NW4END0", "VBRK_NW4END0" ], [ "CLK_FEED_NW4END1", "VBRK_NW4END1" ], [ "CLK_FEED_NW4END2", "VBRK_NW4END2" ], [ "CLK_FEED_NW4END3", "VBRK_NW4END3" ], [ "CLK_FEED_SE2A0", "VBRK_SE2A0" ], [ "CLK_FEED_SE2A1", "VBRK_SE2A1" ], [ "CLK_FEED_SE2A2", "VBRK_SE2A2" ], [ "CLK_FEED_SE2A3", "VBRK_SE2A3" ], [ "CLK_FEED_SE4BEG0", "VBRK_SE4BEG0" ], [ "CLK_FEED_SE4BEG1", "VBRK_SE4BEG1" ], [ "CLK_FEED_SE4BEG2", "VBRK_SE4BEG2" ], [ "CLK_FEED_SE4BEG3", "VBRK_SE4BEG3" ], [ "CLK_FEED_SE4C0", "VBRK_SE4C0" ], [ "CLK_FEED_SE4C1", "VBRK_SE4C1" ], [ "CLK_FEED_SE4C2", "VBRK_SE4C2" ], [ "CLK_FEED_SE4C3", "VBRK_SE4C3" ], [ "CLK_FEED_SW2A0", "VBRK_SW2A0" ], [ "CLK_FEED_SW2A1", "VBRK_SW2A1" ], [ "CLK_FEED_SW2A2", "VBRK_SW2A2" ], [ "CLK_FEED_SW2A3", "VBRK_SW2A3" ], [ "CLK_FEED_SW4A0", "VBRK_SW4A0" ], [ "CLK_FEED_SW4A1", "VBRK_SW4A1" ], [ "CLK_FEED_SW4A2", "VBRK_SW4A2" ], [ "CLK_FEED_SW4A3", "VBRK_SW4A3" ], [ "CLK_FEED_SW4END0", "VBRK_SW4END0" ], [ "CLK_FEED_SW4END1", "VBRK_SW4END1" ], [ "CLK_FEED_SW4END2", "VBRK_SW4END2" ], [ "CLK_FEED_SW4END3", "VBRK_SW4END3" ], [ "CLK_FEED_WL1END0", "VBRK_WL1END0" ], [ "CLK_FEED_WL1END1", "VBRK_WL1END1" ], [ "CLK_FEED_WL1END2", "VBRK_WL1END2" ], [ "CLK_FEED_WL1END3", "VBRK_WL1END3" ], [ "CLK_FEED_WR1END0", "VBRK_WR1END0" ], [ "CLK_FEED_WR1END1", "VBRK_WR1END1" ], [ "CLK_FEED_WR1END2", "VBRK_WR1END2" ], [ "CLK_FEED_WR1END3", "VBRK_WR1END3" ], [ "CLK_FEED_WW2A0", "VBRK_WW2A0" ], [ "CLK_FEED_WW2A1", "VBRK_WW2A1" ], [ "CLK_FEED_WW2A2", "VBRK_WW2A2" ], [ "CLK_FEED_WW2A3", "VBRK_WW2A3" ], [ "CLK_FEED_WW2END0", "VBRK_WW2END0" ], [ "CLK_FEED_WW2END1", "VBRK_WW2END1" ], [ "CLK_FEED_WW2END2", "VBRK_WW2END2" ], [ "CLK_FEED_WW2END3", "VBRK_WW2END3" ], [ "CLK_FEED_WW4A0", "VBRK_WW4A0" ], [ "CLK_FEED_WW4A1", "VBRK_WW4A1" ], [ "CLK_FEED_WW4A2", "VBRK_WW4A2" ], [ "CLK_FEED_WW4A3", "VBRK_WW4A3" ], [ "CLK_FEED_WW4B0", "VBRK_WW4B0" ], [ "CLK_FEED_WW4B1", "VBRK_WW4B1" ], [ "CLK_FEED_WW4B2", "VBRK_WW4B2" ], [ "CLK_FEED_WW4B3", "VBRK_WW4B3" ], [ "CLK_FEED_WW4C0", "VBRK_WW4C0" ], [ "CLK_FEED_WW4C1", "VBRK_WW4C1" ], [ "CLK_FEED_WW4C2", "VBRK_WW4C2" ], [ "CLK_FEED_WW4C3", "VBRK_WW4C3" ], [ "CLK_FEED_WW4END0", "VBRK_WW4END0" ], [ "CLK_FEED_WW4END1", "VBRK_WW4END1" ], [ "CLK_FEED_WW4END2", "VBRK_WW4END2" ], [ "CLK_FEED_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CMT_FIFO_L", "CMT_TOP_L_LOWER_B" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_9" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_10" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_11" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_12" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_9" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_10" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_11" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_12" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_9" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_10" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_11" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_12" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_9" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_10" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_11" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_12" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_9" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_10" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_11" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_12" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_9" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_10" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_11" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_12" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_9" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_10" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_11" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_12" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_9" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_10" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_11" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_12" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_9" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_10" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_11" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_12" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_9" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_10" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_11" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_12" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_9" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_10" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_11" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_12" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_9" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_10" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_11" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_12" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_9" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_10" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_11" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_12" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_9" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_10" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_11" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_12" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_9" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_10" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_11" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_12" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_9" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_10" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_11" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_12" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_9" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_10" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_11" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_12" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_9" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_10" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_11" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_12" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_9" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_10" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_11" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_12" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_9" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_10" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_11" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_12" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_9" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_10" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_11" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_12" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_9" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_10" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_11" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_12" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_9" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_10" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_11" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_12" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_9" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_10" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_11" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_12" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_9" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_10" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_11" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_12" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_9" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_10" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_11" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_12" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_9" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_10" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_11" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_12" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_9" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_10" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_11" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_12" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_9" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_10" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_11" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_12" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_9" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_10" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_11" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_12" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_9" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_10" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_11" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_12" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_9" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_10" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_11" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_12" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_9" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_10" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_11" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_12" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_9" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_10" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_11" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_12" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_9" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_10" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_11" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_12" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_9" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_10" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_11" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_12" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_9" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_10" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_11" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_12" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_9" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_10" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_11" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_12" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_9" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_10" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_11" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_12" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_9" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_10" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_11" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_12" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_9" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_10" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_11" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_12" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_9" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_10" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_11" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_12" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_9" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_10" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_11" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_12" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_9" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_10" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_11" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_12" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_9" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_10" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_11" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_12" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_9" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_10" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_11" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_12" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_9" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_10" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_11" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_12" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_9" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_10" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_11" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_12" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_9" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_10" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_11" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_12" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_9" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_10" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_11" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_12" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_9" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_10" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_11" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_12" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_9" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_10" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_11" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_12" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_9" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_10" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_11" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_12" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_9" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_10" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_11" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_12" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_9" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_10" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_11" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_12" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_9" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_10" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_11" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_12" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_9" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_10" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_11" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_12" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_9" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_10" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_11" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_12" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_9" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_10" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_11" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_12" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_9" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_10" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_11" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_12" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_9" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_10" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_11" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_12" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_9" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_10" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_11" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_12" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_9" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_10" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_11" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_12" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_9" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_10" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_11" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_12" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_9" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_10" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_11" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_12" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_9" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_10" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_11" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_12" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_9" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_10" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_11" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_12" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_9" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_10" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_11" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_12" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_9" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_10" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_11" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_12" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_9" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_10" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_11" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_12" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_9" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_10" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_11" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_12" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_9" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_10" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_11" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_12" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_9" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_10" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_11" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_12" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_9" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_10" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_11" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_12" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_9" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_10" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_11" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_12" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_9" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_10" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_11" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_12" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_9" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_10" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_11" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_12" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_9" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_10" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_11" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_12" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_9" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_10" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_11" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_12" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_9" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_10" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_11" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_12" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_9" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_10" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_11" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_12" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_9" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_10" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_11" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_12" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_9" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_10" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_11" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_12" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_9" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_10" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_11" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_12" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_9" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_10" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_11" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_12" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_9" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_10" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_11" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_12" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_9" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_10" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_11" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_12" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_9" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_10" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_11" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_12" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_9" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_10" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_11" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_12" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_9" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_10" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_11" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_12" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_9" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_10" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_11" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_12" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_9" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_10" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_11" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_12" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_9" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_10" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_11" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_12" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_9" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_10" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_11" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_12" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_9" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_10" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_11" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_12" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_9" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_10" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_11" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_12" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_9" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_10" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_11" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_12" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_9" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_10" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_11" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_12" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_9" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_10" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_11" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_12" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_9" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_10" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_11" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_12" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_9" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_10" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_11" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_12" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_9" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_10" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_11" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_12" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_9" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_10" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_11" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_12" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_9" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_10" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_11" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_12" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_9" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_10" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_11" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_12" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_9" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_10" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_11" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_12" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_9" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_10" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_11" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_12" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_9" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_10" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_11" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_12" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_9" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_10" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_11" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_12" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_9" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_10" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_11" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_12" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_9" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_10" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_11" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_12" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_9" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_10" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_11" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_12" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_6" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_9" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_10" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_11" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_12" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_9" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_10" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_11" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_12" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_9" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_10" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_6" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_9" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_11" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_12" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_9" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_10" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_11" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_12" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "CMT_TOP_LOGIC_OUTS_L_B7_3" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_9" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_11" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_12" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_3" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_9" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_10" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_11" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_12" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_11" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_12" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_9" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_10" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_9" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_10" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_11" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_12" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "CMT_TOP_LOGIC_OUTS_L_B15_3" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "CMT_TOP_LOGIC_OUTS_L_B15_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "CMT_TOP_LOGIC_OUTS_L_B15_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_9" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_10" ], [ "CMT_FIFO_L_LOGIC_OUTS16_0", "CMT_TOP_LOGIC_OUTS_L_B16_1" ], [ "CMT_FIFO_L_LOGIC_OUTS16_1", "CMT_TOP_LOGIC_OUTS_L_B16_2" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "CMT_TOP_LOGIC_OUTS_L_B16_7" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "CMT_TOP_LOGIC_OUTS_L_B16_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "CMT_TOP_LOGIC_OUTS_L_B17_3" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_9" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_10" ], [ "CMT_FIFO_L_LOGIC_OUTS18_0", "CMT_TOP_LOGIC_OUTS_L_B18_1" ], [ "CMT_FIFO_L_LOGIC_OUTS18_1", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_9" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_11" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_12" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_9" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_10" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_11" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_12" ], [ "CMT_FIFO_L_LOGIC_OUTS21_0", "CMT_TOP_LOGIC_OUTS_L_B21_1" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "CMT_TOP_LOGIC_OUTS_L_B21_3" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_6" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_8" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "CMT_TOP_LOGIC_OUTS_L_B21_9" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "CMT_TOP_LOGIC_OUTS_L_B21_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_9" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_11" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_12" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_9" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_10" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_MMCM_A_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_MMCM_A_RDEN_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_MMCM_A_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_MMCM_A_WREN_TOFIFO" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_1" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_3" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_5" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_7" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_9" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_11" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_1" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_3" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_5" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_7" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_9" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_11" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_9" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_10" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_11" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_12" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_9" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_10" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_11" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_12" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_9" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_10" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_11" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_12" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_9" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_10" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_11" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_12" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_9" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_10" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_11" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_12" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_9" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_10" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_11" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_12" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_9" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_10" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_11" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_12" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_9" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_10" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_11" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_12" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_9" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_10" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_11" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_12" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_9" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_10" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_11" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_12" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_9" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_10" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_11" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_12" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_9" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_10" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_11" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_12" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_9" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_10" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_11" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_12" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_9" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_10" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_11" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_12" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_9" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_10" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_11" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_12" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_9" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_10" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_11" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_12" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_9" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_10" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_11" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_12" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_9" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_10" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_11" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_12" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_9" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_10" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_11" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_12" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_9" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_10" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_11" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_12" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_9" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_10" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_11" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_12" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_9" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_10" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_11" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_12" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_9" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_10" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_11" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_12" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_9" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_10" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_11" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_12" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_12" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_12" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_12" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_12" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_9" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_10" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_11" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_12" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_9" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_10" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_11" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_12" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_9" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_10" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_11" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_12" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_9" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_10" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_11" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_12" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_9" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_10" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_11" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_12" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_9" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_10" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_11" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_12" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_9" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_10" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_11" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_12" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_9" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_10" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_11" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_12" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_9" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_10" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_11" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_12" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_9" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_10" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_11" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_12" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_9" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_10" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_11" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_12" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_9" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_10" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_11" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_12" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_9" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_10" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_11" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_12" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_9" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_10" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_11" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_12" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_9" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_10" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_11" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_12" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_9" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_10" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_11" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_12" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_9" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_10" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_11" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_12" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_9" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_10" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_11" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_12" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_9" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_10" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_11" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_12" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_9" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_10" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_11" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_12" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_9" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_10" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_11" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_12" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_9" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_10" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_11" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_12" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_9" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_10" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_11" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_12" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_9" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_10" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_11" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_12" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_9" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_10" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_11" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_12" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_9" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_10" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_11" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_12" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_9" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_10" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_11" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_12" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_9" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_10" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_11" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_12" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_9" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_10" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_11" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_12" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_9" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_10" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_11" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_12" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_9" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_10" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_11" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_12" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_9" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_10" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_11" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_12" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_9" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_10" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_11" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_12" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_9" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_10" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_11" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_12" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_9" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_10" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_11" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_12" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_9" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_10" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_11" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_12" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_9" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_10" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_11" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_12" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_9" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_10" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_11" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_12" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_9" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_10" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_11" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_12" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_9" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_10" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_11" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_12" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_9" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_10" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_11" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_12" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_9" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_10" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_11" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_12" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_9" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_10" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_11" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_12" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_9" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_10" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_11" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_12" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_9" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_10" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_11" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_12" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_9" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_10" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_11" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_12" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_9" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_10" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_11" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_12" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_9" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_10" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_11" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_12" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_9" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_10" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_11" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_12" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_9" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_10" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_11" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_12" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_9" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_10" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_11" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_12" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_9" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_10" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_11" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_12" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_9" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_10" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_11" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_12" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_9" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_10" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_11" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_12" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_9" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_10" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_11" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_12" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_8" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_9" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_10" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_11" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_12" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_MMCM_DQS_TO_PHASERA" ] ] }, { "grid_deltas": [ -1, 11 ], "tile_types": [ "CMT_FIFO_L", "CMT_TOP_L_LOWER_B" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_13" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_14" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_15" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_13" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_14" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_15" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_13" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_14" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_15" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_13" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_14" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_15" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_13" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_14" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_15" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_13" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_14" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_15" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_13" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_14" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_15" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_13" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_14" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_15" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_13" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_14" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_15" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_13" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_14" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_15" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_13" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_14" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_15" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_13" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_14" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_15" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_13" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_14" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_15" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_13" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_14" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_15" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_13" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_14" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_15" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_13" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_14" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_15" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_13" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_14" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_15" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_13" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_14" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_15" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_13" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_14" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_15" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_13" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_14" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_15" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_13" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_14" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_15" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_13" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_14" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_15" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_13" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_14" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_15" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_13" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_14" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_15" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_13" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_14" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_15" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_13" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_14" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_15" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_13" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_14" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_15" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_13" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_14" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_15" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_13" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_14" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_15" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_13" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_14" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_15" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_13" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_14" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_15" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_13" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_14" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_15" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_13" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_14" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_15" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_13" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_14" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_15" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_13" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_14" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_15" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_13" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_14" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_15" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_13" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_14" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_15" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_13" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_14" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_15" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_13" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_14" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_15" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_13" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_14" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_15" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_13" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_14" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_15" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_13" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_14" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_15" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_13" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_14" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_15" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_13" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_14" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_15" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_13" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_14" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_15" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_13" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_14" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_15" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_13" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_14" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_15" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_13" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_14" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_15" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_13" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_14" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_15" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_13" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_14" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_15" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_13" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_14" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_15" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_13" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_14" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_15" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_13" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_14" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_15" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_13" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_14" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_15" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_13" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_14" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_15" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_13" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_14" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_15" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_13" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_14" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_15" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_13" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_14" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_15" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_13" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_14" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_15" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_13" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_14" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_15" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_13" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_14" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_15" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_13" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_14" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_15" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_13" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_14" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_15" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_13" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_14" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_15" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_13" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_14" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_15" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_13" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_14" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_15" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_13" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_14" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_15" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_13" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_14" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_15" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_13" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_14" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_15" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_13" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_14" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_15" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_13" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_14" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_15" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_13" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_14" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_15" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_13" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_14" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_15" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_13" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_14" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_15" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_13" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_14" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_15" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_13" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_14" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_15" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_13" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_14" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_15" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_13" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_14" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_15" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_13" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_14" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_15" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_13" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_14" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_15" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_13" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_14" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_15" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_13" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_14" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_15" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_13" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_14" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_15" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_13" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_14" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_15" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_13" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_14" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_15" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_13" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_14" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_15" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_13" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_14" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_15" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_13" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_14" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_15" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_13" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_14" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_15" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_13" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_14" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_15" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_13" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_14" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_15" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_13" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_14" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_15" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_13" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_14" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_15" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_13" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_14" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_15" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_13" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_14" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_15" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_13" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_14" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_15" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_13" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_14" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_15" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_13" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_14" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_15" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_13" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_14" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_15" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_13" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_14" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_15" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_13" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_14" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_15" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_13" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_14" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_15" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_13" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_14" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_15" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_13" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_14" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_15" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_13" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_14" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_15" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_13" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_14" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_15" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_13" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_14" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_15" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_13" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_14" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_15" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_13" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_14" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_15" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_13" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_14" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_15" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_13" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_14" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_15" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_13" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_14" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_15" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_13" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_14" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_15" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_13" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_14" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_15" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_13" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_14" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_15" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_13" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_14" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_15" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_13" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_14" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_15" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_13" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_14" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_15" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_13" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_14" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_15" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_13" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_14" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_15" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_13" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_14" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_15" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_13" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_14" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_15" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_13" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_14" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_15" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_13" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_14" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_15" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_13" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_15" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_13" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_15" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_13" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_14" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_15" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_13" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_14" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_15" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_13" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_14" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_15" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_13" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_14" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_15" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_13" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_14" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_15" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_13" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_14" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_15" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_13" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_14" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_15" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_13" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_14" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_15" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_13" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_14" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_15" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_13" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_14" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_15" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_13" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_14" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_15" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_13" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_14" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_15" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_13" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_14" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_15" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_13" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_14" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_15" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_13" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_14" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_15" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_13" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_14" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_15" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_13" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_14" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_15" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_13" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_14" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_15" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_13" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_14" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_15" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_13" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_14" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_15" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_13" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_14" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_15" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_13" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_14" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_15" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_13" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_14" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_15" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_13" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_14" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_15" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_13" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_14" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_15" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_13" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_14" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_15" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_13" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_14" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_15" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_13" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_14" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_15" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_13" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_14" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_15" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_13" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_14" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_15" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_13" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_14" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_15" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_13" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_14" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_15" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_13" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_14" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_15" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_13" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_14" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_15" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_13" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_14" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_15" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_13" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_14" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_15" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_13" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_14" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_15" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_13" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_14" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_15" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_13" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_14" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_15" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_13" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_14" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_15" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_13" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_14" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_15" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_13" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_14" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_15" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_13" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_14" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_15" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_13" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_14" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_15" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_13" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_14" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_15" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_13" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_14" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_15" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_13" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_14" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_15" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_13" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_14" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_15" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_13" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_14" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_15" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_13" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_14" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_15" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_13" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_14" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_15" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_13" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_14" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_15" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_13" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_14" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_15" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_13" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_14" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_15" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_13" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_14" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_15" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_13" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_14" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_15" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_13" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_14" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_15" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_13" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_14" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_15" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_13" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_14" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_15" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_13" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_14" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_15" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_13" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_14" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_15" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_13" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_14" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_15" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_13" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_14" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_15" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_13" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_14" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_15" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_13" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_14" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_15" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_13" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_14" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_15" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_13" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_14" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_15" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_13" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_14" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_15" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_13" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_14" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_15" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_13" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_14" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_15" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_13" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_14" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_15" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_13" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_14" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_15" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_13" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_14" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_15" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_13" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_14" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_15" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_13" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_14" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_15" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_13" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_14" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_15" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_13" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_14" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_15" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_13" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_14" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_15" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_13" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_14" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_15" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_13" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_14" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_15" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_13" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_14" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_15" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_13" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_14" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_15" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_13" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_14" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_15" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_13" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_14" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_15" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CMT_FIFO_L", "CMT_TOP_L_LOWER_T" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_0" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_0" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_0" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_0" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_0" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_0" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_0" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_0" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_0" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_0" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_0" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_0" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_0" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_0" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_0" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_0" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_0" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_0" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_0" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_0" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_0" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_0" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_0" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_0" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_0" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_0" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_0" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_0" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_0" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_0" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_0" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_0" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_0" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_0" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_0" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_0" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_0" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_0" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_0" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_0" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_0" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_0" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_0" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_0" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_0" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_0" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_0" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_0" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_0" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_0" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_0" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_0" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_0" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_0" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_0" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_0" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_0" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_0" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_0" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_0" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_0" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_0" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_0" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_0" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_0" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_0" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_0" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_0" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_0" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_0" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_0" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_0" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_0" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_0" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_0" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_0" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_0" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_0" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_0" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_0" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_0" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_0" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_0" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_0" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_0" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_0" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_0" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_0" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_0" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_0" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_0" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_0" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_0" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_0" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_0" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_0" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_0" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_0" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_0" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_0" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_0" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_0" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_0" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_0" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_0" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_0" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_0" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_0" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_0" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_0" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_0" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_0" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_6", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_6" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_7" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_0" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_2" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_10", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS3_3", "CMT_TOP_LOGIC_OUTS_L_B3_0" ], [ "CMT_FIFO_L_LOGIC_OUTS3_4", "CMT_TOP_LOGIC_OUTS_L_B3_1" ], [ "CMT_FIFO_L_LOGIC_OUTS3_5", "CMT_TOP_LOGIC_OUTS_L_B3_2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_3" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_4" ], [ "CMT_FIFO_L_LOGIC_OUTS3_8", "CMT_TOP_LOGIC_OUTS_L_B3_5" ], [ "CMT_FIFO_L_LOGIC_OUTS3_9", "CMT_TOP_LOGIC_OUTS_L_B3_6" ], [ "CMT_FIFO_L_LOGIC_OUTS3_10", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_0" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_6", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_6" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS6_3", "CMT_TOP_LOGIC_OUTS_L_B6_0" ], [ "CMT_FIFO_L_LOGIC_OUTS6_4", "CMT_TOP_LOGIC_OUTS_L_B6_1" ], [ "CMT_FIFO_L_LOGIC_OUTS6_5", "CMT_TOP_LOGIC_OUTS_L_B6_2" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_3" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_4" ], [ "CMT_FIFO_L_LOGIC_OUTS6_8", "CMT_TOP_LOGIC_OUTS_L_B6_5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_9", "CMT_TOP_LOGIC_OUTS_L_B6_6" ], [ "CMT_FIFO_L_LOGIC_OUTS6_10", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS6_11", "CMT_TOP_LOGIC_OUTS_L_B6_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "CMT_TOP_LOGIC_OUTS_L_B7_0" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_1" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_2" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_3" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_0" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_0" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_1" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_2" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_10", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_11", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_0" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_0" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS14_3", "CMT_TOP_LOGIC_OUTS_L_B14_0" ], [ "CMT_FIFO_L_LOGIC_OUTS14_4", "CMT_TOP_LOGIC_OUTS_L_B14_1" ], [ "CMT_FIFO_L_LOGIC_OUTS14_5", "CMT_TOP_LOGIC_OUTS_L_B14_2" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_3" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_4" ], [ "CMT_FIFO_L_LOGIC_OUTS14_8", "CMT_TOP_LOGIC_OUTS_L_B14_5" ], [ "CMT_FIFO_L_LOGIC_OUTS14_9", "CMT_TOP_LOGIC_OUTS_L_B14_6" ], [ "CMT_FIFO_L_LOGIC_OUTS14_10", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_2" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_10", "CMT_TOP_LOGIC_OUTS_L_B15_7" ], [ "CMT_FIFO_L_LOGIC_OUTS16_3", "CMT_TOP_LOGIC_OUTS_L_B16_0" ], [ "CMT_FIFO_L_LOGIC_OUTS16_4", "CMT_TOP_LOGIC_OUTS_L_B16_1" ], [ "CMT_FIFO_L_LOGIC_OUTS16_5", "CMT_TOP_LOGIC_OUTS_L_B16_2" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "CMT_TOP_LOGIC_OUTS_L_B16_3" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "CMT_TOP_LOGIC_OUTS_L_B16_4" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "CMT_TOP_LOGIC_OUTS_L_B16_5" ], [ "CMT_FIFO_L_LOGIC_OUTS16_9", "CMT_TOP_LOGIC_OUTS_L_B16_6" ], [ "CMT_FIFO_L_LOGIC_OUTS16_10", "CMT_TOP_LOGIC_OUTS_L_B16_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "CMT_TOP_LOGIC_OUTS_L_B17_0" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_1" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_2" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_3" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_0" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_1" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_10", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_11", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_0" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_1" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_2" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_10", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_0" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_1" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_2" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_10", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_11", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_PHASER_OUT_B_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_PHASER_OUT_B_RDEN_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_PHASER_IN_B_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_PHASER_IN_B_WREN_TOFIFO" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_1" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_3" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_5" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_7" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_1" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_3" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_5" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_7" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_0" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_0" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_0" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_0" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_0" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_0" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_0" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_0" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_0" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_0" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_0" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_0" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_0" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_0" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_0" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_0" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_0" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_0" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_0" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_0" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_0" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_0" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_0" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_0" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_0" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_0" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_0" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_0" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_0" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_0" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_0" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_0" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_0" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_0" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_0" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_0" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_0" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_0" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_0" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_0" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_0" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_0" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_0" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_0" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_0" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_0" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_0" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_0" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_0" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_0" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_0" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_0" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_0" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_0" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_0" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_0" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_0" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_0" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_0" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_0" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_0" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_0" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_0" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_0" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_0" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_0" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_0" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_0" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_0" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_0" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_0" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_0" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_0" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_0" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_0" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_0" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_0" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_0" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_0" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_0" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_8" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_PHASER_DOWN_DQS_TO_PHASER_B" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CMT_FIFO_L", "CMT_TOP_L_UPPER_B" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_0" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_9" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_10" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_11" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_0" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_9" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_10" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_11" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_0" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_9" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_10" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_11" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_0" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_9" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_10" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_11" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_0" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_9" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_10" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_11" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_0" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_9" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_10" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_11" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_0" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_9" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_10" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_11" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_0" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_9" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_10" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_11" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_0" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_9" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_10" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_11" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_0" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_9" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_10" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_11" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_0" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_9" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_10" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_11" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_0" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_9" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_10" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_11" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_0" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_9" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_10" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_11" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_0" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_9" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_10" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_11" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_0" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_9" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_10" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_11" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_0" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_9" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_10" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_11" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_0" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_9" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_10" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_11" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_0" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_9" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_10" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_11" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_0" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_9" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_10" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_11" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_0" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_9" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_10" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_11" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_0" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_9" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_10" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_11" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_0" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_9" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_10" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_11" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_0" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_9" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_10" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_11" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_0" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_9" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_10" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_11" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_0" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_9" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_10" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_11" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_0" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_9" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_10" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_11" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_0" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_9" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_10" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_11" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_0" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_9" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_10" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_11" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_0" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_9" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_10" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_11" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_0" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_9" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_10" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_11" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_0" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_9" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_10" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_11" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_0" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_9" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_10" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_11" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_0" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_9" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_10" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_11" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_0" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_9" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_10" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_11" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_0" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_9" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_10" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_11" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_0" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_9" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_10" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_11" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_0" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_9" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_10" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_11" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_0" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_9" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_10" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_11" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_0" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_9" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_10" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_11" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_0" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_9" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_10" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_11" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_0" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_9" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_10" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_11" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_0" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_9" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_10" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_11" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_0" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_9" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_10" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_11" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_0" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_9" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_10" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_11" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_0" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_9" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_10" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_11" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_0" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_9" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_10" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_11" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_0" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_9" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_10" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_11" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_0" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_9" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_10" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_11" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_0" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_9" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_10" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_11" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_0" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_9" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_10" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_11" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_0" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_9" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_10" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_11" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_0" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_9" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_10" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_11" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_0" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_9" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_10" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_11" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_0" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_9" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_10" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_11" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_0" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_9" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_10" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_11" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_0" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_9" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_10" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_11" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_0" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_9" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_10" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_11" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_0" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_9" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_10" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_11" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_0" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_9" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_10" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_11" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_0" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_9" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_10" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_11" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_0" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_9" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_10" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_11" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_0" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_9" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_10" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_11" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_0" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_9" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_10" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_11" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_0" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_9" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_10" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_11" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_0" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_9" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_10" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_11" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_0" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_9" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_10" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_11" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_0" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_9" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_10" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_11" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_0" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_9" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_10" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_11" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_0" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_9" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_10" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_11" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_0" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_9" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_10" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_11" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_0" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_9" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_10" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_11" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_0" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_9" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_10" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_11" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_0" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_9" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_10" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_11" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_0" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_9" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_10" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_11" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_0" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_9" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_10" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_11" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_0" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_9" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_10" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_11" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_0" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_9" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_10" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_11" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_0" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_9" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_10" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_11" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_0" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_9" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_10" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_11" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_0" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_9" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_10" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_11" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_0" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_9" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_10" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_11" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_0" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_9" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_10" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_11" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_0" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_9" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_10" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_11" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_0" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_9" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_10" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_11" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_0" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_9" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_10" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_11" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_0" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_9" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_10" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_11" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_0" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_9" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_10" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_11" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_0" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_9" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_10" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_11" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_0" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_9" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_10" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_11" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_0" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_9" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_10" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_11" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_0" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_9" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_10" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_11" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_0" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_9" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_10" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_11" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_0" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_9" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_10" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_11" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_0" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_9" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_10" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_11" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_0" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_9" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_10" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_11" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_0" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_9" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_10" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_11" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_0" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_9" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_10" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_11" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_0" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_9" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_10" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_11" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_0" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_9" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_10" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_11" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_0" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_9" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_10" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_11" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_0" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_9" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_10" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_11" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_0" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_9" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_10" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_11" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_0" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_9" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_10" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_11" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_0" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_9" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_10" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_11" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_0" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_9" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_10" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_11" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_0" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_9" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_10" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_11" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_0" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_9" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_10" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_11" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_0" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_9" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_10" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_11" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_0" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_9" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_10" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_11" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_0" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_9" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_10" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_11" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_0" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_9" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_10" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_11" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_0" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_9" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_10" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_11" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_6", "CMT_TOP_LOGIC_OUTS_L_B0_6" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_7" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_9" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_10" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_11" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_9" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_10" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_11" ], [ "CMT_FIFO_L_LOGIC_OUTS2_0", "CMT_TOP_LOGIC_OUTS_L_B2_0" ], [ "CMT_FIFO_L_LOGIC_OUTS2_1", "CMT_TOP_LOGIC_OUTS_L_B2_1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "CMT_TOP_LOGIC_OUTS_L_B2_2" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_9" ], [ "CMT_FIFO_L_LOGIC_OUTS2_10", "CMT_TOP_LOGIC_OUTS_L_B2_10" ], [ "CMT_FIFO_L_LOGIC_OUTS3_0", "CMT_TOP_LOGIC_OUTS_L_B3_0" ], [ "CMT_FIFO_L_LOGIC_OUTS3_1", "CMT_TOP_LOGIC_OUTS_L_B3_1" ], [ "CMT_FIFO_L_LOGIC_OUTS3_2", "CMT_TOP_LOGIC_OUTS_L_B3_2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_3", "CMT_TOP_LOGIC_OUTS_L_B3_3" ], [ "CMT_FIFO_L_LOGIC_OUTS3_4", "CMT_TOP_LOGIC_OUTS_L_B3_4" ], [ "CMT_FIFO_L_LOGIC_OUTS3_5", "CMT_TOP_LOGIC_OUTS_L_B3_5" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_6" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS3_8", "CMT_TOP_LOGIC_OUTS_L_B3_8" ], [ "CMT_FIFO_L_LOGIC_OUTS3_9", "CMT_TOP_LOGIC_OUTS_L_B3_9" ], [ "CMT_FIFO_L_LOGIC_OUTS3_10", "CMT_TOP_LOGIC_OUTS_L_B3_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_0" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_6", "CMT_TOP_LOGIC_OUTS_L_B4_6" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_9" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_11" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_9" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_10" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_11" ], [ "CMT_FIFO_L_LOGIC_OUTS6_0", "CMT_TOP_LOGIC_OUTS_L_B6_0" ], [ "CMT_FIFO_L_LOGIC_OUTS6_1", "CMT_TOP_LOGIC_OUTS_L_B6_1" ], [ "CMT_FIFO_L_LOGIC_OUTS6_2", "CMT_TOP_LOGIC_OUTS_L_B6_2" ], [ "CMT_FIFO_L_LOGIC_OUTS6_3", "CMT_TOP_LOGIC_OUTS_L_B6_3" ], [ "CMT_FIFO_L_LOGIC_OUTS6_4", "CMT_TOP_LOGIC_OUTS_L_B6_4" ], [ "CMT_FIFO_L_LOGIC_OUTS6_5", "CMT_TOP_LOGIC_OUTS_L_B6_5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_6" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS6_8", "CMT_TOP_LOGIC_OUTS_L_B6_8" ], [ "CMT_FIFO_L_LOGIC_OUTS6_9", "CMT_TOP_LOGIC_OUTS_L_B6_9" ], [ "CMT_FIFO_L_LOGIC_OUTS6_10", "CMT_TOP_LOGIC_OUTS_L_B6_10" ], [ "CMT_FIFO_L_LOGIC_OUTS7_0", "CMT_TOP_LOGIC_OUTS_L_B7_0" ], [ "CMT_FIFO_L_LOGIC_OUTS7_1", "CMT_TOP_LOGIC_OUTS_L_B7_1" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "CMT_TOP_LOGIC_OUTS_L_B7_2" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_9" ], [ "CMT_FIFO_L_LOGIC_OUTS7_10", "CMT_TOP_LOGIC_OUTS_L_B7_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_11" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_0" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_3" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_9" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_10" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_11" ], [ "CMT_FIFO_L_LOGIC_OUTS10_0", "CMT_TOP_LOGIC_OUTS_L_B10_0" ], [ "CMT_FIFO_L_LOGIC_OUTS10_1", "CMT_TOP_LOGIC_OUTS_L_B10_1" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "CMT_TOP_LOGIC_OUTS_L_B10_2" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_0" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_0" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_9" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_10" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_11" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_9" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_10" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_11" ], [ "CMT_FIFO_L_LOGIC_OUTS14_0", "CMT_TOP_LOGIC_OUTS_L_B14_0" ], [ "CMT_FIFO_L_LOGIC_OUTS14_1", "CMT_TOP_LOGIC_OUTS_L_B14_1" ], [ "CMT_FIFO_L_LOGIC_OUTS14_2", "CMT_TOP_LOGIC_OUTS_L_B14_2" ], [ "CMT_FIFO_L_LOGIC_OUTS14_3", "CMT_TOP_LOGIC_OUTS_L_B14_3" ], [ "CMT_FIFO_L_LOGIC_OUTS14_4", "CMT_TOP_LOGIC_OUTS_L_B14_4" ], [ "CMT_FIFO_L_LOGIC_OUTS14_5", "CMT_TOP_LOGIC_OUTS_L_B14_5" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_6" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS14_8", "CMT_TOP_LOGIC_OUTS_L_B14_8" ], [ "CMT_FIFO_L_LOGIC_OUTS14_9", "CMT_TOP_LOGIC_OUTS_L_B14_9" ], [ "CMT_FIFO_L_LOGIC_OUTS14_10", "CMT_TOP_LOGIC_OUTS_L_B14_10" ], [ "CMT_FIFO_L_LOGIC_OUTS15_0", "CMT_TOP_LOGIC_OUTS_L_B15_0" ], [ "CMT_FIFO_L_LOGIC_OUTS15_1", "CMT_TOP_LOGIC_OUTS_L_B15_1" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "CMT_TOP_LOGIC_OUTS_L_B15_2" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "CMT_TOP_LOGIC_OUTS_L_B15_3" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_9" ], [ "CMT_FIFO_L_LOGIC_OUTS15_10", "CMT_TOP_LOGIC_OUTS_L_B15_10" ], [ "CMT_FIFO_L_LOGIC_OUTS16_0", "CMT_TOP_LOGIC_OUTS_L_B16_0" ], [ "CMT_FIFO_L_LOGIC_OUTS16_1", "CMT_TOP_LOGIC_OUTS_L_B16_1" ], [ "CMT_FIFO_L_LOGIC_OUTS16_2", "CMT_TOP_LOGIC_OUTS_L_B16_2" ], [ "CMT_FIFO_L_LOGIC_OUTS16_3", "CMT_TOP_LOGIC_OUTS_L_B16_3" ], [ "CMT_FIFO_L_LOGIC_OUTS16_4", "CMT_TOP_LOGIC_OUTS_L_B16_4" ], [ "CMT_FIFO_L_LOGIC_OUTS16_5", "CMT_TOP_LOGIC_OUTS_L_B16_5" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "CMT_TOP_LOGIC_OUTS_L_B16_8" ], [ "CMT_FIFO_L_LOGIC_OUTS16_9", "CMT_TOP_LOGIC_OUTS_L_B16_9" ], [ "CMT_FIFO_L_LOGIC_OUTS16_10", "CMT_TOP_LOGIC_OUTS_L_B16_10" ], [ "CMT_FIFO_L_LOGIC_OUTS17_0", "CMT_TOP_LOGIC_OUTS_L_B17_0" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "CMT_TOP_LOGIC_OUTS_L_B17_2" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_9" ], [ "CMT_FIFO_L_LOGIC_OUTS17_10", "CMT_TOP_LOGIC_OUTS_L_B17_10" ], [ "CMT_FIFO_L_LOGIC_OUTS17_11", "CMT_TOP_LOGIC_OUTS_L_B17_11" ], [ "CMT_FIFO_L_LOGIC_OUTS18_0", "CMT_TOP_LOGIC_OUTS_L_B18_0" ], [ "CMT_FIFO_L_LOGIC_OUTS18_1", "CMT_TOP_LOGIC_OUTS_L_B18_1" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_11" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_9" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_10" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_11" ], [ "CMT_FIFO_L_LOGIC_OUTS21_0", "CMT_TOP_LOGIC_OUTS_L_B21_0" ], [ "CMT_FIFO_L_LOGIC_OUTS21_1", "CMT_TOP_LOGIC_OUTS_L_B21_1" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "CMT_TOP_LOGIC_OUTS_L_B21_2" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_3" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "CMT_TOP_LOGIC_OUTS_L_B21_6" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "CMT_TOP_LOGIC_OUTS_L_B21_8" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "CMT_TOP_LOGIC_OUTS_L_B21_9" ], [ "CMT_FIFO_L_LOGIC_OUTS21_10", "CMT_TOP_LOGIC_OUTS_L_B21_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_9" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_11" ], [ "CMT_FIFO_L_LOGIC_OUTS23_0", "CMT_TOP_LOGIC_OUTS_L_B23_0" ], [ "CMT_FIFO_L_LOGIC_OUTS23_1", "CMT_TOP_LOGIC_OUTS_L_B23_1" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "CMT_TOP_LOGIC_OUTS_L_B23_2" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_9" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_R_PHASER_OUT_C_RDCLK_FIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_R_PHASER_OUT_C_RDENABLE_FIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_R_PHASER_IN_C_WRCLK_FIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_PHASER_IN_C_WRENABLE_FIFO" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_0" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_2" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_4" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_6" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_8" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_10" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_0" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_2" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_4" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_6" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_8" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_10" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_0" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_9" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_10" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_11" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_0" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_9" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_10" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_11" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_0" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_9" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_10" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_11" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_0" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_9" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_10" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_11" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_0" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_9" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_10" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_11" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_0" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_9" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_10" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_11" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_0" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_9" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_10" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_11" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_0" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_9" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_10" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_11" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_0" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_9" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_10" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_11" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_0" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_9" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_10" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_11" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_0" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_9" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_10" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_11" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_0" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_9" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_10" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_11" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_0" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_9" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_10" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_11" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_0" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_9" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_10" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_11" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_0" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_9" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_10" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_11" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_0" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_9" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_10" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_11" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_0" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_9" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_10" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_11" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_0" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_9" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_10" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_11" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_0" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_9" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_10" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_11" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_0" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_9" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_10" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_11" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_0" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_9" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_10" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_11" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_0" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_9" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_10" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_11" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_0" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_9" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_10" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_11" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_0" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_9" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_10" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_11" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_0" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_9" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_10" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_11" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_0" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_9" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_10" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_11" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_0" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_9" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_10" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_11" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_0" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_9" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_10" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_11" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_0" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_9" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_10" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_11" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_0" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_9" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_10" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_11" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_0" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_9" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_10" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_11" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_0" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_9" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_10" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_11" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_0" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_9" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_10" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_11" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_0" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_9" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_10" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_11" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_0" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_9" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_10" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_11" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_0" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_9" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_10" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_11" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_0" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_9" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_10" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_11" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_0" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_9" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_10" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_11" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_0" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_9" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_10" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_11" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_0" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_9" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_10" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_11" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_0" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_9" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_10" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_11" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_0" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_9" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_10" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_11" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_0" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_9" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_10" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_11" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_0" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_9" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_10" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_11" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_0" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_9" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_10" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_11" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_0" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_9" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_10" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_11" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_0" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_9" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_10" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_11" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_0" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_9" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_10" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_11" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_0" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_9" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_10" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_11" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_0" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_9" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_10" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_11" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_0" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_9" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_10" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_11" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_0" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_9" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_10" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_11" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_0" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_9" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_10" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_11" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_0" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_9" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_10" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_11" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_0" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_9" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_10" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_11" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_0" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_9" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_10" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_11" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_0" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_9" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_10" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_11" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_0" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_9" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_10" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_11" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_0" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_9" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_10" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_11" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_0" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_9" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_10" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_11" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_0" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_9" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_10" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_11" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_0" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_9" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_10" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_11" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_0" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_9" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_10" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_11" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_0" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_9" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_10" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_11" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_0" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_9" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_10" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_11" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_0" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_9" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_10" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_11" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_0" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_9" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_10" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_11" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_0" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_9" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_10" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_11" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_0" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_9" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_10" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_11" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_0" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_9" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_10" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_11" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_0" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_9" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_10" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_11" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_0" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_9" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_10" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_11" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_0" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_9" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_10" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_11" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_0" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_9" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_10" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_11" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_0" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_9" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_10" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_11" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_0" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_9" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_10" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_11" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_0" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_9" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_10" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_11" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_0" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_9" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_10" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_11" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_0" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_9" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_10" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_11" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_0" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_8" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_9" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_10" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_11" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_PHASER_UP_DQS_TO_PHASER_C" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CMT_FIFO_L", "CMT_TOP_L_UPPER_T" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_0" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_9" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_10" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_11" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_0" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_9" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_10" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_11" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_0" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_9" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_10" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_11" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_0" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_9" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_10" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_11" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_0" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_9" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_10" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_11" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_0" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_9" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_10" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_11" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_0" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_9" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_10" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_11" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_0" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_9" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_10" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_11" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_0" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_9" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_10" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_11" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_0" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_9" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_10" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_11" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_0" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_9" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_10" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_11" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_0" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_9" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_10" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_11" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_0" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_9" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_10" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_11" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_0" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_9" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_10" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_11" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_0" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_9" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_10" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_11" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_0" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_9" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_10" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_11" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_0" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_9" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_10" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_11" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_0" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_9" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_10" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_11" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_0" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_9" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_10" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_11" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_0" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_9" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_10" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_11" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_0" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_9" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_10" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_11" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_0" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_9" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_10" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_11" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_0" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_9" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_10" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_11" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_0" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_9" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_10" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_11" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_0" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_9" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_10" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_11" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_0" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_9" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_10" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_11" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_0" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_9" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_10" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_11" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_0" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_9" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_10" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_11" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_0" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_9" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_10" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_11" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_0" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_9" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_10" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_11" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_0" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_9" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_10" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_11" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_0" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_9" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_10" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_11" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_0" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_9" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_10" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_11" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_0" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_9" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_10" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_11" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_0" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_9" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_10" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_11" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_0" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_9" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_10" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_11" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_0" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_9" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_10" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_11" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_0" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_9" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_10" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_11" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_0" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_9" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_10" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_11" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_0" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_9" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_10" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_11" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_0" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_9" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_10" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_11" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_0" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_9" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_10" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_11" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_0" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_9" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_10" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_11" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_0" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_9" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_10" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_11" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_0" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_9" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_10" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_11" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_0" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_9" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_10" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_11" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_0" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_9" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_10" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_11" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_0" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_9" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_10" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_11" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_0" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_9" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_10" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_11" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_0" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_9" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_10" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_11" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_0" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_9" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_10" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_11" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_0" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_9" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_10" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_11" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_0" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_9" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_10" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_11" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_0" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_9" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_10" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_11" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_0" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_9" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_10" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_11" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_0" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_9" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_10" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_11" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_0" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_9" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_10" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_11" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_0" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_9" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_10" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_11" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_0" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_9" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_10" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_11" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_0" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_9" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_10" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_11" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_0" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_9" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_10" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_11" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_0" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_9" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_10" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_11" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_0" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_9" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_10" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_11" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_0" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_9" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_10" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_11" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_0" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_9" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_10" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_11" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_0" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_9" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_10" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_11" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_0" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_9" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_10" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_11" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_0" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_9" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_10" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_11" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_0" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_9" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_10" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_11" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_0" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_9" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_10" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_11" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_0" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_9" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_10" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_11" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_0" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_9" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_10" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_11" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_0" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_9" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_10" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_11" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_0" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_9" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_10" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_11" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_0" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_9" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_10" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_11" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_0" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_9" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_10" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_11" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_0" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_9" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_10" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_11" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_0" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_9" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_10" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_11" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_0" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_9" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_10" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_11" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_0" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_9" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_10" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_11" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_0" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_9" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_10" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_11" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_0" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_9" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_10" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_11" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_0" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_9" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_10" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_11" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_0" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_9" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_10" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_11" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_0" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_9" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_10" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_11" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_0" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_9" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_10" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_11" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_0" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_9" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_10" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_11" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_0" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_9" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_10" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_11" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_0" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_9" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_10" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_11" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_0" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_9" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_10" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_11" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_0" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_9" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_10" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_11" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_0" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_9" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_10" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_11" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_0" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_9" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_10" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_11" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_0" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_9" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_10" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_11" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_0" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_9" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_10" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_11" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_0" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_9" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_10" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_11" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_0" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_9" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_10" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_11" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_0" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_9" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_10" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_11" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_0" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_9" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_10" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_11" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_0" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_9" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_10" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_11" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_0" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_9" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_10" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_11" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_0" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_9" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_10" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_11" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_0" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_9" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_10" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_11" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_0" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_9" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_10" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_11" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_0" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_9" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_10" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_11" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_0" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_9" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_10" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_11" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_0" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_9" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_10" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_11" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_0" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_9" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_10" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_11" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_0" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_9" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_10" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_11" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_0" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_9" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_10" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_11" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_0" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_9" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_10" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_11" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_0" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_9" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_10" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_11" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_7" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_9" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_10" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_11" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_9" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_10" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_11" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "CMT_TOP_LOGIC_OUTS_L_B2_2" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_9" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_6" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_0" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_9" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_11" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_9" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_10" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_11" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_6" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "CMT_TOP_LOGIC_OUTS_L_B7_2" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "CMT_TOP_LOGIC_OUTS_L_B7_3" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_11" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_0" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_3" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_9" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_10" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_11" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "CMT_TOP_LOGIC_OUTS_L_B10_2" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_0" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_0" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_9" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_10" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_11" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_9" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_10" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_11" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_6" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "CMT_TOP_LOGIC_OUTS_L_B15_2" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "CMT_TOP_LOGIC_OUTS_L_B15_3" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "CMT_TOP_LOGIC_OUTS_L_B15_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_9" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "CMT_TOP_LOGIC_OUTS_L_B16_6" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "CMT_TOP_LOGIC_OUTS_L_B16_7" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "CMT_TOP_LOGIC_OUTS_L_B16_8" ], [ "CMT_FIFO_L_LOGIC_OUTS16_11", "CMT_TOP_LOGIC_OUTS_L_B16_11" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "CMT_TOP_LOGIC_OUTS_L_B17_2" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "CMT_TOP_LOGIC_OUTS_L_B17_3" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_9" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_11" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_9" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_10" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_11" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "CMT_TOP_LOGIC_OUTS_L_B21_2" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_3" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "CMT_TOP_LOGIC_OUTS_L_B21_6" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "CMT_TOP_LOGIC_OUTS_L_B21_9" ], [ "CMT_FIFO_L_LOGIC_OUTS21_11", "CMT_TOP_LOGIC_OUTS_L_B21_11" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_9" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_11" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "CMT_TOP_LOGIC_OUTS_L_B23_2" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_9" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_PLL_PHASER_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_PLL_PHASER_RDENABLE_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_PLL_PHASER_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_PLL_PHASER_WRENABLE_TOFIFO" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_0" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_2" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_4" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_6" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_8" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_10" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_0" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_2" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_4" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_6" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_8" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_10" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_0" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_9" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_10" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_11" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_0" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_9" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_10" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_11" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_0" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_9" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_10" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_11" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_0" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_9" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_10" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_11" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_0" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_9" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_10" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_11" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_0" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_9" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_10" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_11" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_0" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_9" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_10" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_11" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_0" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_9" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_10" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_11" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_0" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_9" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_10" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_11" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_0" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_9" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_10" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_11" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_0" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_9" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_10" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_11" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_0" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_9" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_10" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_11" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_0" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_9" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_10" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_11" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_0" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_9" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_10" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_11" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_0" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_9" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_10" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_11" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_0" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_9" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_10" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_11" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_0" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_9" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_10" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_11" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_0" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_9" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_10" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_11" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_0" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_9" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_10" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_11" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_0" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_9" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_10" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_11" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_0" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_9" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_10" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_11" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_0" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_9" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_10" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_11" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_0" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_9" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_10" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_11" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_0" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_9" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_10" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_11" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_0" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_9" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_10" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_11" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_0" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_9" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_10" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_11" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_0" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_9" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_10" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_11" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_0" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_9" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_10" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_11" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_0" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_9" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_10" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_11" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_0" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_9" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_10" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_11" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_0" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_9" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_10" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_11" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_0" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_9" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_10" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_11" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_0" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_9" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_10" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_11" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_0" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_9" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_10" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_11" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_0" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_9" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_10" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_11" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_0" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_9" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_10" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_11" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_0" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_9" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_10" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_11" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_0" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_9" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_10" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_11" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_0" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_9" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_10" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_11" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_0" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_9" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_10" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_11" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_0" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_9" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_10" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_11" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_0" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_9" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_10" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_11" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_0" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_9" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_10" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_11" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_0" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_9" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_10" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_11" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_0" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_9" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_10" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_11" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_0" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_9" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_10" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_11" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_0" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_9" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_10" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_11" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_0" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_9" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_10" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_11" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_0" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_9" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_10" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_11" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_0" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_9" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_10" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_11" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_0" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_9" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_10" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_11" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_0" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_9" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_10" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_11" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_0" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_9" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_10" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_11" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_0" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_9" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_10" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_11" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_0" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_9" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_10" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_11" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_0" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_9" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_10" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_11" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_0" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_9" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_10" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_11" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_0" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_9" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_10" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_11" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_0" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_9" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_10" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_11" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_0" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_9" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_10" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_11" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_0" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_9" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_10" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_11" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_0" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_9" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_10" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_11" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_0" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_9" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_10" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_11" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_0" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_9" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_10" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_11" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_0" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_9" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_10" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_11" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_0" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_9" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_10" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_11" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_0" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_9" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_10" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_11" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_0" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_9" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_10" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_11" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_0" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_9" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_10" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_11" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_0" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_9" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_10" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_11" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_0" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_9" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_10" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_11" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_0" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_9" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_10" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_11" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_0" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_9" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_10" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_11" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_0" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_9" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_10" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_11" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_0" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_9" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_10" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_11" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_0" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_9" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_10" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_11" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_0" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_9" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_10" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_11" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_0" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_9" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_10" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_11" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_0" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_9" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_10" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_11" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_0" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_8" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_9" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_10" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_11" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_PLL_DQS_TO_PHASER_D" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_11", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_11", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_11", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_11", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_11", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_11", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_11", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_11", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_11", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_11", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_11", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_11", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_11", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_11", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_11", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_11", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_11", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_11", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_11", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_11", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_11", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_11", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_11", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_11", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_11", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_11", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_11", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_11", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_11", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_11", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_11", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_11", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_11", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_11", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_11", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_11", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_11", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_11", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_11", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_11", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_11", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_11", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_11", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_11", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_11", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_11", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_11", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_11", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_11", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_11", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_11", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_11", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_11", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_11", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_11", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_11", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_11", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_11", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_11", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_11", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_11", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_11", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_11", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_11", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_11", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_11", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_11", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_11", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_11", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_11", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_11", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_11", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_11", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_11", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_11", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_11", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_11", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_11", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_11", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_11", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_11", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_11", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_11", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_11", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_11", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_11", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_11", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_11", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_11", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_11", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_11", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_11", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_11", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_11", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_11", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_11", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_11", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_11", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_11", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_11", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_11", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_11", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_11", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_11", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_11", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_11", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_11", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_11", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_11", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_11", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_11", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_11", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_11", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_11", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS16_11", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_11", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_11", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_11", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_11", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_NE2A0_11", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_11", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_11", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_11", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_11", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_11", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_11", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_11", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_11", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_11", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_11", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_11", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_11", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_11", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_11", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_11", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_11", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_11", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_11", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_11", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_11", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_11", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_11", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_11", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_11", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_11", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_11", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_11", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_11", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_11", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_11", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_11", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_11", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_11", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_11", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_11", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_11", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_11", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_11", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_11", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_11", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_11", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_11", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_11", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_11", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_11", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_11", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_11", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_11", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_11", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_11", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_11", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_11", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_11", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_11", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_11", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_11", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_11", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_11", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_11", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_11", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_11", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_11", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_11", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_11", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_11", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_11", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_11", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_11", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_11", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_11", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_11", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_11", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_11", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_11", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_11", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_11", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_11", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_11", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_11", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_10", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_10", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_10", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_10", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_10", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_10", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_10", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_10", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_10", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_10", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_10", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_10", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_10", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_10", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_10", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_10", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_10", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_10", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_10", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_10", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_10", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_10", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_10", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_10", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_10", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_10", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_10", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_10", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_10", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_10", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_10", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_10", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_10", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_10", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_10", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_10", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_10", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_10", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_10", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_10", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_10", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_10", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_10", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_10", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_10", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_10", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_10", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_10", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_10", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_10", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_10", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_10", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_10", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_10", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_10", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_10", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_10", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_10", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_10", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_10", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_10", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_10", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_10", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_10", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_10", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_10", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_10", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_10", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_10", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_10", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_10", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_10", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_10", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_10", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_10", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_10", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_10", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_10", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_10", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_10", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_10", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_10", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_10", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_10", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_10", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_10", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_10", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_10", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_10", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_10", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_10", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_10", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_10", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_10", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_10", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_10", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_10", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_10", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_10", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_10", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_10", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_10", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_10", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_10", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_10", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_10", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_10", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_10", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_10", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_10", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_10", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_10", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_10", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_10", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_10", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_10", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_10", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_10", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_10", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_10", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_10", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_10", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_10", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_10", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_MONITOR_N_10", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_10", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_10", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_10", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_10", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_10", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_10", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_10", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_10", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_10", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_10", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_10", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_10", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_10", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_10", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_10", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_10", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_10", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_10", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_10", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_10", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_10", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_10", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_10", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_10", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_10", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_10", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_10", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_10", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_10", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_10", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_10", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_10", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_10", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_10", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_10", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_10", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_10", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_10", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_10", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_10", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_10", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_10", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_10", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_10", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_10", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_10", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_10", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_10", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_10", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_10", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_10", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_10", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_10", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_10", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_10", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_10", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_10", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_10", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_10", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_10", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_10", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_10", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_10", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_10", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_10", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_10", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_10", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_10", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_10", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_10", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_10", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_10", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_10", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_10", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_10", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_10", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_10", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_10", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_10", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_10", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_10", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_5", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_9", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_9", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_9", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_9", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_9", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_9", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_9", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_9", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_9", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_9", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_9", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_9", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_9", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_9", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_9", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_9", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_9", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_9", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_9", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_9", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_9", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_9", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_9", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_9", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_9", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_9", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_9", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_9", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_9", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_9", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_9", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_9", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_9", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_9", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_9", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_9", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_9", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_9", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_9", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_9", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_9", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_9", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_9", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_9", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_9", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_9", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_9", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_9", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_9", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_9", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_9", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_9", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_9", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_9", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_9", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_9", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_9", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_9", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_9", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_9", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_9", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_9", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_9", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_9", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_9", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_9", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_9", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_9", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_9", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_9", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_9", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_9", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_9", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_9", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_9", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_9", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_9", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_9", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_9", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_9", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_9", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_9", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_9", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_9", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_9", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_9", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_9", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_9", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_9", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_9", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_9", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_9", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_9", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_9", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_9", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_9", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_9", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_9", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_9", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_9", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_9", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_9", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_9", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_9", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_9", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_9", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_9", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_9", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_9", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_9", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_9", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_9", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_9", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_9", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_9", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_9", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_NE2A0_9", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_9", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_9", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_9", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_9", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_9", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_9", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_9", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_9", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_9", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_9", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_9", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_9", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_9", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_9", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_9", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_9", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_9", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_9", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_9", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_9", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_9", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_9", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_9", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_9", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_9", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_9", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_9", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_9", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_9", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_9", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_9", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_9", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_9", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_9", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_9", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_9", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_9", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_9", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_9", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_9", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_9", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_9", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_9", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_9", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_9", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_9", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_9", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_9", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_9", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_9", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_9", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_9", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_9", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_9", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_9", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_9", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_9", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_9", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_9", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_9", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_9", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_9", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_9", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_9", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_9", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_9", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_9", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_9", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_9", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_9", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_9", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_9", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_9", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_9", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_9", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_9", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_9", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_9", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_9", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_8", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_8", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_8", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_8", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_8", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_8", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_8", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_8", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_8", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_8", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_8", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_8", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_8", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_8", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_8", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_8", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_8", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_8", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_8", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_8", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_8", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_8", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_8", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_8", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_8", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_8", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_8", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_8", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_8", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_8", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_8", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_8", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_8", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_8", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_8", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_8", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_8", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_8", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_8", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_8", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_8", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_8", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_8", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_8", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_8", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_8", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_8", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_8", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_8", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_8", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_8", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_8", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_8", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_8", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_8", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_8", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_8", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_8", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_8", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_8", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_8", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_8", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_8", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_8", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_8", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_8", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_8", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_8", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_8", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_8", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_8", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_8", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_8", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_8", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_8", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_8", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_8", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_8", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_8", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_8", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_8", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_8", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_8", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_8", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_8", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_8", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_8", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_8", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_8", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_8", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_8", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_8", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_8", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_8", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_8", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_8", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_8", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_8", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_8", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_8", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_8", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_8", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_8", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_8", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_8", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_8", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_8", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_8", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_8", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_8", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_8", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_8", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_8", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_8", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_8", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_MONITOR_N_8", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_8", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_8", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_8", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_8", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_8", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_8", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_8", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_8", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_8", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_8", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_8", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_8", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_8", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_8", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_8", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_8", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_8", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_8", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_8", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_8", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_8", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_8", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_8", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_8", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_8", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_8", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_8", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_8", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_8", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_8", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_8", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_8", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_8", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_8", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_8", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_8", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_8", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_8", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_8", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_8", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_8", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_8", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_8", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_8", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_8", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_8", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_8", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_8", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_8", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_8", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_8", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_8", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_8", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_8", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_8", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_8", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_8", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_8", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_8", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_8", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_8", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_8", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_8", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_8", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_8", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_8", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_8", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_8", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_8", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_8", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_8", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_8", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_8", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_8", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_8", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_8", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_8", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_8", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_8", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_8", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_8", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_3", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_7", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_7", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_7", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_7", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_7", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_7", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_7", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_7", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_7", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_7", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_7", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_7", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_7", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_7", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_7", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_7", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_7", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_7", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_7", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_7", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_7", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_7", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_7", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_7", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_7", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_7", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_7", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_7", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_7", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_7", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_7", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_7", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_7", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_7", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_7", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_7", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_7", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_7", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_7", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_7", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_7", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_7", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_7", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_7", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_7", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_7", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_7", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_7", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_7", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_7", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_7", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_7", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_7", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_7", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_7", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_7", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_7", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_7", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_7", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_7", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_7", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_7", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_7", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_7", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_7", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_7", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_7", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_7", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_7", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_7", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_7", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_7", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_7", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_7", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_7", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_7", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_7", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_7", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_7", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_7", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_7", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_7", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_7", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_7", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_7", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_7", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_7", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_7", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_7", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_7", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_7", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_7", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_7", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_7", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_7", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_7", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_7", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_7", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_7", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_7", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_7", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_7", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_7", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_7", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_7", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_7", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_7", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_7", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_7", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_7", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_7", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_7", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_NE2A0_7", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_7", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_7", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_7", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_7", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_7", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_7", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_7", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_7", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_7", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_7", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_7", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_7", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_7", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_7", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_7", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_7", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_7", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_7", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_7", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_7", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_7", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_7", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_7", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_7", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_7", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_7", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_7", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_7", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_7", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_7", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_7", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_7", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_7", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_7", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_7", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_7", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_7", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_7", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_7", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_7", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_7", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_7", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_7", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_7", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_7", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_7", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_7", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_7", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_7", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_7", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_7", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_7", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_7", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_7", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_7", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_7", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_7", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_7", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_7", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_7", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_7", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_7", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_7", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_7", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_7", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_7", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_7", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_7", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_7", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_7", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_7", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_7", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_7", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_7", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_7", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_7", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_7", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_7", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_7", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_6", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_6", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_6", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_6", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_6", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_6", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_6", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_6", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_6", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_6", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_6", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_6", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_6", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_6", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_6", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_6", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_6", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_6", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_6", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_6", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_6", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_6", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_6", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_6", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_6", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_6", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_6", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_6", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_6", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_6", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_6", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_6", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_6", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_6", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_6", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_6", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_6", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_6", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_6", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_6", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_6", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_6", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_6", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_6", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_6", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_6", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_6", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_6", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_6", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_6", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_6", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_6", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_6", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_6", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_6", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_6", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_6", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_6", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_6", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_6", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_6", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_6", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_6", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_6", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_6", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_6", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_6", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_6", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_6", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_6", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_6", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_6", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_6", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_6", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_6", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_6", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_6", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_6", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_6", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_6", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_6", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_6", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_MONITOR_N_6", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_6", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_6", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_1", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_5", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_5", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_5", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_5", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_5", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_5", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_5", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_5", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_5", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_5", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_5", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_5", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_5", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_5", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_5", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_5", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_5", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_5", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_5", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_5", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_5", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_5", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_5", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_5", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_5", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_5", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_5", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_5", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_5", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_5", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_5", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_5", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_5", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_5", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_5", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_5", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_5", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_5", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_5", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_5", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_5", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_5", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_5", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_5", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_5", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_5", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_5", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_5", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_5", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_5", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_5", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_5", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_5", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_5", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_5", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_5", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_5", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_5", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_5", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_5", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_5", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_5", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_5", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_5", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_5", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_5", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_5", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_5", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_5", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_5", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_5", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_5", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_5", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_5", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_5", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_5", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_5", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_5", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_5", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_5", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_5", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_5", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_5", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_5", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_4", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_4", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_4", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_4", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_4", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_4", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_4", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_4", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_4", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_4", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_4", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_4", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_4", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_4", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_4", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_4", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_4", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_4", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_4", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_4", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_4", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_4", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_4", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_4", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_4", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_4", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_4", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_4", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_4", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_4", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_4", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_4", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_4", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_4", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_4", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_22", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_3", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_3", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_3", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_3", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_3", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_3", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_3", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_3", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_3", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_3", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_3", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_3", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_3", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_3", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_3", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_3", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_2", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_2", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_2", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_2", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_2", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_2", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_2", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_2", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_2", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_2", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_2", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_2", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_2", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_2", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_2", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_2", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_2", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_44", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_1", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_1", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_1", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_1", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_1", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_1", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_1", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_1", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_1", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_1", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_1", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_1", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_1", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_1", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_1", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_1", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_1", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_1", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_1", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_1", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS18_1", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_1", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_1", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 6 ], "tile_types": [ "CMT_FIFO_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_0", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_0", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_0", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_0", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_0", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_0", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_0", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_0", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_0", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_0", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_0", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_0", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_0", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_0", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_0", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_0", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_0", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_0", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_0", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_0", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_0", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_0", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_0", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_0", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_FIFO_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_0", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_66", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CMT_FIFO_R", "CMT_TOP_R_LOWER_B" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_9" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_10" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_11" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_12" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_9" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_10" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_11" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_12" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_9" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_10" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_11" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_12" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_9" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_10" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_11" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_12" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_9" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_10" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_11" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_12" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_9" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_10" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_11" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_12" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_9" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_10" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_11" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_12" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_9" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_10" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_11" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_12" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_9" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_10" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_11" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_12" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_9" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_10" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_11" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_12" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_9" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_10" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_11" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_12" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_9" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_10" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_11" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_12" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_9" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_10" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_11" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_12" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_9" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_10" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_11" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_12" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_9" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_10" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_11" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_12" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_9" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_10" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_11" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_12" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_9" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_10" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_11" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_12" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_9" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_10" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_11" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_12" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_9" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_10" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_11" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_12" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_9" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_10" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_11" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_12" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_9" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_10" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_11" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_12" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_9" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_10" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_11" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_12" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_9" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_10" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_11" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_12" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_9" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_10" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_11" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_12" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_9" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_10" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_11" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_12" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_9" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_10" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_11" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_12" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_9" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_10" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_11" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_12" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_9" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_10" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_11" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_12" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_9" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_10" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_11" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_12" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_9" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_10" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_11" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_12" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_9" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_10" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_11" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_12" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_9" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_10" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_11" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_12" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_9" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_10" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_11" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_12" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_9" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_10" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_11" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_12" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_9" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_10" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_11" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_12" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_9" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_10" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_11" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_12" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_9" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_10" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_11" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_12" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_9" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_10" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_11" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_12" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_9" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_10" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_11" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_12" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_9" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_10" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_11" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_12" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_9" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_10" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_11" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_12" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_9" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_10" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_11" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_12" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_9" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_10" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_11" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_12" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_9" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_10" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_11" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_12" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_9" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_10" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_11" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_12" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_9" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_10" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_11" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_12" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_9" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_10" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_11" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_12" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_9" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_10" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_11" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_12" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_9" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_10" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_11" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_12" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_9" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_10" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_11" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_12" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_9" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_10" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_11" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_12" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_9" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_10" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_11" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_12" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_9" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_10" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_11" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_12" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_9" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_10" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_11" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_12" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_9" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_10" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_11" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_12" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_9" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_10" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_11" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_12" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_9" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_10" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_11" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_12" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_9" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_10" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_11" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_12" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_9" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_10" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_11" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_12" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_9" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_10" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_11" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_12" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_9" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_10" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_11" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_12" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_9" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_10" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_11" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_12" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_9" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_10" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_11" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_12" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_9" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_10" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_11" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_12" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_9" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_10" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_11" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_12" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_9" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_10" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_11" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_12" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_9" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_10" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_11" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_12" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_9" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_10" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_11" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_12" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_9" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_10" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_11" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_12" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_9" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_10" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_11" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_12" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_9" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_10" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_11" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_12" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_9" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_10" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_11" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_12" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_9" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_10" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_11" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_12" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_9" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_10" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_11" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_12" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_9" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_10" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_11" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_12" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_9" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_10" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_11" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_12" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_9" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_10" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_11" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_12" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_9" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_10" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_11" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_12" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_9" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_10" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_11" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_12" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_9" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_10" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_11" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_12" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_9" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_10" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_11" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_12" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_9" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_10" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_11" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_12" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_9" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_10" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_11" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_12" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_9" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_10" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_11" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_12" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_9" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_10" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_11" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_12" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_9" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_10" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_11" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_12" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_9" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_10" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_11" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_12" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_9" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_10" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_11" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_12" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_9" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_10" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_11" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_12" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_9" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_10" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_11" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_12" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_9" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_10" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_11" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_12" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_9" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_10" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_11" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_12" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_9" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_10" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_11" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_12" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_9" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_10" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_11" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_12" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_9" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_10" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_11" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_12" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_9" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_10" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_11" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_12" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_9" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_10" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_11" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_12" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_9" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_10" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_11" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_12" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_9" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_10" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_11" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_12" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_9" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_10" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_11" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_12" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_9" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_10" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_11" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_12" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_9" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_10" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_11" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_12" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_9" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_10" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_11" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_12" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_9" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_10" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_11" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_12" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_9" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_10" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_11" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_12" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_9" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_10" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_11" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_12" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_9" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_10" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_11" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_12" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_9" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_10" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_11" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_12" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_9" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_10" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_11" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_12" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_9" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_10" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_11" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_12" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_9" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_10" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_11" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_12" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_9" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_10" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_11" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_12" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_6" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_9" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_10" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_11" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_12" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_9" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_10" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_11" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_12" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_9" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_10" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_6" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_9" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_11" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_12" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_9" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_10" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_11" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_12" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "CMT_TOP_LOGIC_OUTS_L_B7_3" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_9" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_11" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_12" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_3" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_9" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_10" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_11" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_12" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_11" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_12" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_9" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_10" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_9" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_10" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_11" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_12" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "CMT_TOP_LOGIC_OUTS_L_B15_3" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "CMT_TOP_LOGIC_OUTS_L_B15_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "CMT_TOP_LOGIC_OUTS_L_B15_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_9" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_10" ], [ "CMT_FIFO_L_LOGIC_OUTS16_0", "CMT_TOP_LOGIC_OUTS_L_B16_1" ], [ "CMT_FIFO_L_LOGIC_OUTS16_1", "CMT_TOP_LOGIC_OUTS_L_B16_2" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "CMT_TOP_LOGIC_OUTS_L_B16_7" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "CMT_TOP_LOGIC_OUTS_L_B16_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "CMT_TOP_LOGIC_OUTS_L_B17_3" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_9" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_10" ], [ "CMT_FIFO_L_LOGIC_OUTS18_0", "CMT_TOP_LOGIC_OUTS_L_B18_1" ], [ "CMT_FIFO_L_LOGIC_OUTS18_1", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_9" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_11" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_12" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_9" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_10" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_11" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_12" ], [ "CMT_FIFO_L_LOGIC_OUTS21_0", "CMT_TOP_LOGIC_OUTS_L_B21_1" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "CMT_TOP_LOGIC_OUTS_L_B21_3" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_6" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_8" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "CMT_TOP_LOGIC_OUTS_L_B21_9" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "CMT_TOP_LOGIC_OUTS_L_B21_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_9" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_11" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_12" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_9" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_10" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_MMCM_A_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_MMCM_A_RDEN_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_MMCM_A_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_MMCM_A_WREN_TOFIFO" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_1" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_3" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_5" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_7" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_9" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_11" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_1" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_3" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_5" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_7" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_9" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_11" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_9" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_10" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_11" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_12" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_9" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_10" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_11" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_12" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_9" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_10" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_11" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_12" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_9" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_10" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_11" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_12" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_9" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_10" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_11" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_12" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_9" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_10" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_11" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_12" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_9" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_10" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_11" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_12" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_9" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_10" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_11" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_12" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_9" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_10" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_11" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_12" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_9" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_10" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_11" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_12" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_9" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_10" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_11" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_12" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_9" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_10" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_11" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_12" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_9" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_10" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_11" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_12" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_9" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_10" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_11" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_12" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_9" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_10" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_11" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_12" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_9" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_10" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_11" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_12" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_9" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_10" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_11" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_12" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_9" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_10" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_11" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_12" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_9" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_10" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_11" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_12" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_9" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_10" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_11" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_12" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_9" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_10" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_11" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_12" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_9" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_10" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_11" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_12" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_9" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_10" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_11" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_12" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_9" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_10" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_11" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_12" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_12" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_12" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_12" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_12" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_9" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_10" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_11" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_12" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_9" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_10" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_11" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_12" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_9" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_10" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_11" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_12" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_9" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_10" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_11" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_12" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_9" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_10" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_11" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_12" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_9" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_10" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_11" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_12" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_9" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_10" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_11" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_12" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_9" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_10" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_11" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_12" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_9" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_10" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_11" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_12" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_9" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_10" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_11" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_12" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_9" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_10" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_11" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_12" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_9" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_10" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_11" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_12" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_9" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_10" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_11" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_12" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_9" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_10" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_11" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_12" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_9" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_10" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_11" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_12" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_9" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_10" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_11" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_12" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_9" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_10" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_11" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_12" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_9" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_10" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_11" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_12" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_9" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_10" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_11" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_12" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_9" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_10" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_11" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_12" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_9" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_10" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_11" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_12" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_9" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_10" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_11" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_12" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_9" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_10" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_11" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_12" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_9" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_10" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_11" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_12" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_9" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_10" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_11" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_12" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_9" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_10" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_11" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_12" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_9" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_10" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_11" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_12" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_9" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_10" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_11" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_12" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_9" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_10" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_11" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_12" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_9" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_10" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_11" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_12" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_9" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_10" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_11" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_12" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_9" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_10" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_11" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_12" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_9" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_10" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_11" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_12" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_9" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_10" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_11" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_12" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_9" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_10" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_11" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_12" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_9" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_10" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_11" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_12" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_9" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_10" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_11" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_12" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_9" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_10" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_11" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_12" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_9" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_10" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_11" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_12" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_9" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_10" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_11" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_12" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_9" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_10" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_11" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_12" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_9" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_10" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_11" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_12" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_9" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_10" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_11" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_12" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_9" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_10" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_11" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_12" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_9" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_10" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_11" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_12" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_9" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_10" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_11" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_12" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_9" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_10" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_11" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_12" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_9" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_10" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_11" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_12" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_9" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_10" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_11" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_12" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_9" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_10" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_11" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_12" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_9" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_10" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_11" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_12" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_9" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_10" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_11" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_12" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_9" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_10" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_11" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_12" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_9" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_10" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_11" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_12" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_9" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_10" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_11" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_12" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_8" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_9" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_10" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_11" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_12" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_MMCM_DQS_TO_PHASERA" ] ] }, { "grid_deltas": [ 1, 11 ], "tile_types": [ "CMT_FIFO_R", "CMT_TOP_R_LOWER_B" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_13" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_14" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_15" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_13" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_14" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_15" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_13" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_14" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_15" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_13" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_14" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_15" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_13" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_14" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_15" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_13" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_14" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_15" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_13" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_14" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_15" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_13" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_14" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_15" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_13" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_14" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_15" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_13" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_14" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_15" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_13" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_14" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_15" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_13" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_14" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_15" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_13" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_14" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_15" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_13" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_14" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_15" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_13" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_14" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_15" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_13" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_14" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_15" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_13" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_14" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_15" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_13" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_14" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_15" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_13" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_14" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_15" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_13" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_14" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_15" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_13" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_14" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_15" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_13" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_14" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_15" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_13" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_14" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_15" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_13" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_14" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_15" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_13" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_14" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_15" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_13" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_14" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_15" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_13" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_14" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_15" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_13" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_14" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_15" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_13" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_14" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_15" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_13" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_14" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_15" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_13" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_14" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_15" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_13" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_14" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_15" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_13" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_14" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_15" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_13" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_14" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_15" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_13" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_14" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_15" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_13" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_14" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_15" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_13" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_14" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_15" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_13" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_14" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_15" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_13" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_14" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_15" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_13" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_14" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_15" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_13" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_14" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_15" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_13" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_14" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_15" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_13" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_14" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_15" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_13" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_14" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_15" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_13" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_14" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_15" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_13" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_14" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_15" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_13" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_14" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_15" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_13" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_14" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_15" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_13" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_14" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_15" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_13" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_14" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_15" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_13" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_14" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_15" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_13" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_14" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_15" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_13" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_14" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_15" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_13" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_14" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_15" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_13" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_14" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_15" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_13" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_14" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_15" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_13" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_14" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_15" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_13" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_14" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_15" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_13" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_14" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_15" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_13" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_14" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_15" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_13" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_14" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_15" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_13" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_14" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_15" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_13" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_14" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_15" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_13" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_14" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_15" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_13" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_14" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_15" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_13" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_14" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_15" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_13" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_14" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_15" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_13" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_14" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_15" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_13" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_14" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_15" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_13" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_14" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_15" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_13" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_14" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_15" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_13" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_14" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_15" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_13" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_14" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_15" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_13" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_14" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_15" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_13" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_14" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_15" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_13" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_14" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_15" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_13" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_14" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_15" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_13" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_14" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_15" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_13" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_14" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_15" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_13" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_14" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_15" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_13" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_14" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_15" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_13" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_14" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_15" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_13" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_14" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_15" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_13" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_14" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_15" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_13" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_14" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_15" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_13" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_14" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_15" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_13" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_14" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_15" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_13" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_14" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_15" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_13" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_14" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_15" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_13" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_14" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_15" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_13" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_14" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_15" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_13" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_14" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_15" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_13" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_14" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_15" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_13" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_14" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_15" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_13" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_14" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_15" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_13" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_14" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_15" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_13" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_14" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_15" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_13" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_14" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_15" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_13" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_14" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_15" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_13" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_14" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_15" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_13" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_14" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_15" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_13" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_14" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_15" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_13" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_14" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_15" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_13" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_14" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_15" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_13" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_14" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_15" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_13" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_14" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_15" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_13" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_14" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_15" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_13" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_14" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_15" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_13" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_14" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_15" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_13" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_14" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_15" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_13" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_14" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_15" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_13" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_14" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_15" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_13" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_14" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_15" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_13" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_14" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_15" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_13" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_14" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_15" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_13" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_14" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_15" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_13" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_14" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_15" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_13" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_14" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_15" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_13" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_14" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_15" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_13" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_14" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_15" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_13" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_14" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_15" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_13" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_14" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_15" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_13" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_14" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_15" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_13" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_14" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_15" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_13" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_15" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_13" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_15" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_13" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_14" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_15" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_13" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_14" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_15" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_13" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_14" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_15" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_13" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_14" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_15" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_13" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_14" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_15" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_13" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_14" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_15" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_13" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_14" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_15" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_13" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_14" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_15" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_13" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_14" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_15" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_13" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_14" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_15" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_13" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_14" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_15" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_13" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_14" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_15" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_13" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_14" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_15" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_13" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_14" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_15" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_13" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_14" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_15" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_13" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_14" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_15" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_13" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_14" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_15" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_13" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_14" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_15" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_13" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_14" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_15" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_13" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_14" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_15" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_13" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_14" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_15" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_13" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_14" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_15" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_13" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_14" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_15" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_13" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_14" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_15" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_13" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_14" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_15" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_13" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_14" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_15" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_13" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_14" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_15" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_13" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_14" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_15" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_13" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_14" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_15" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_13" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_14" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_15" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_13" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_14" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_15" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_13" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_14" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_15" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_13" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_14" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_15" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_13" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_14" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_15" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_13" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_14" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_15" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_13" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_14" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_15" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_13" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_14" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_15" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_13" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_14" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_15" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_13" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_14" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_15" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_13" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_14" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_15" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_13" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_14" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_15" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_13" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_14" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_15" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_13" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_14" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_15" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_13" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_14" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_15" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_13" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_14" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_15" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_13" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_14" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_15" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_13" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_14" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_15" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_13" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_14" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_15" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_13" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_14" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_15" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_13" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_14" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_15" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_13" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_14" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_15" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_13" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_14" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_15" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_13" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_14" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_15" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_13" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_14" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_15" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_13" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_14" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_15" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_13" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_14" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_15" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_13" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_14" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_15" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_13" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_14" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_15" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_13" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_14" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_15" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_13" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_14" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_15" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_13" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_14" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_15" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_13" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_14" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_15" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_13" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_14" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_15" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_13" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_14" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_15" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_13" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_14" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_15" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_13" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_14" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_15" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_13" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_14" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_15" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_13" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_14" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_15" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_13" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_14" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_15" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_13" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_14" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_15" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_13" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_14" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_15" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_13" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_14" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_15" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_13" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_14" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_15" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_13" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_14" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_15" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_13" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_14" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_15" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_13" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_14" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_15" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_13" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_14" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_15" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_13" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_14" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_15" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_13" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_14" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_15" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_13" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_14" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_15" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_13" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_14" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_15" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_13" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_14" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_15" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_13" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_14" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_15" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_13" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_14" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_15" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CMT_FIFO_R", "CMT_TOP_R_LOWER_T" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_0" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_0" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_0" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_0" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_0" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_0" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_0" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_0" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_0" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_0" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_0" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_0" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_0" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_0" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_0" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_0" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_0" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_0" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_0" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_0" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_0" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_0" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_0" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_0" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_0" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_0" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_0" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_0" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_0" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_0" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_0" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_0" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_0" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_0" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_0" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_0" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_0" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_0" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_0" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_0" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_0" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_0" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_0" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_0" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_0" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_0" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_0" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_0" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_0" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_0" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_0" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_0" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_0" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_0" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_0" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_0" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_0" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_0" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_0" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_0" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_0" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_0" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_0" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_0" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_0" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_0" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_0" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_0" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_0" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_0" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_0" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_0" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_0" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_0" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_0" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_0" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_0" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_0" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_0" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_0" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_0" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_0" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_0" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_0" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_0" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_0" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_0" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_0" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_0" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_0" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_0" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_0" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_0" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_0" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_0" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_0" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_0" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_0" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_0" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_0" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_0" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_0" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_0" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_0" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_0" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_0" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_0" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_0" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_0" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_0" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_0" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_0" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_6", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_6" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_7" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_0" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_2" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_10", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS3_3", "CMT_TOP_LOGIC_OUTS_L_B3_0" ], [ "CMT_FIFO_L_LOGIC_OUTS3_4", "CMT_TOP_LOGIC_OUTS_L_B3_1" ], [ "CMT_FIFO_L_LOGIC_OUTS3_5", "CMT_TOP_LOGIC_OUTS_L_B3_2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_3" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_4" ], [ "CMT_FIFO_L_LOGIC_OUTS3_8", "CMT_TOP_LOGIC_OUTS_L_B3_5" ], [ "CMT_FIFO_L_LOGIC_OUTS3_9", "CMT_TOP_LOGIC_OUTS_L_B3_6" ], [ "CMT_FIFO_L_LOGIC_OUTS3_10", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_0" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_6", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_6" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS6_3", "CMT_TOP_LOGIC_OUTS_L_B6_0" ], [ "CMT_FIFO_L_LOGIC_OUTS6_4", "CMT_TOP_LOGIC_OUTS_L_B6_1" ], [ "CMT_FIFO_L_LOGIC_OUTS6_5", "CMT_TOP_LOGIC_OUTS_L_B6_2" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_3" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_4" ], [ "CMT_FIFO_L_LOGIC_OUTS6_8", "CMT_TOP_LOGIC_OUTS_L_B6_5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_9", "CMT_TOP_LOGIC_OUTS_L_B6_6" ], [ "CMT_FIFO_L_LOGIC_OUTS6_10", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS6_11", "CMT_TOP_LOGIC_OUTS_L_B6_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "CMT_TOP_LOGIC_OUTS_L_B7_0" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_1" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_2" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_3" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_0" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_0" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_1" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_2" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_10", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_11", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_0" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_0" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS14_3", "CMT_TOP_LOGIC_OUTS_L_B14_0" ], [ "CMT_FIFO_L_LOGIC_OUTS14_4", "CMT_TOP_LOGIC_OUTS_L_B14_1" ], [ "CMT_FIFO_L_LOGIC_OUTS14_5", "CMT_TOP_LOGIC_OUTS_L_B14_2" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_3" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_4" ], [ "CMT_FIFO_L_LOGIC_OUTS14_8", "CMT_TOP_LOGIC_OUTS_L_B14_5" ], [ "CMT_FIFO_L_LOGIC_OUTS14_9", "CMT_TOP_LOGIC_OUTS_L_B14_6" ], [ "CMT_FIFO_L_LOGIC_OUTS14_10", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_2" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_10", "CMT_TOP_LOGIC_OUTS_L_B15_7" ], [ "CMT_FIFO_L_LOGIC_OUTS16_3", "CMT_TOP_LOGIC_OUTS_L_B16_0" ], [ "CMT_FIFO_L_LOGIC_OUTS16_4", "CMT_TOP_LOGIC_OUTS_L_B16_1" ], [ "CMT_FIFO_L_LOGIC_OUTS16_5", "CMT_TOP_LOGIC_OUTS_L_B16_2" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "CMT_TOP_LOGIC_OUTS_L_B16_3" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "CMT_TOP_LOGIC_OUTS_L_B16_4" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "CMT_TOP_LOGIC_OUTS_L_B16_5" ], [ "CMT_FIFO_L_LOGIC_OUTS16_9", "CMT_TOP_LOGIC_OUTS_L_B16_6" ], [ "CMT_FIFO_L_LOGIC_OUTS16_10", "CMT_TOP_LOGIC_OUTS_L_B16_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "CMT_TOP_LOGIC_OUTS_L_B17_0" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_1" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_2" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_3" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_0" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_1" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_10", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_11", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_0" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_1" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_2" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_10", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_0" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_1" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_2" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_10", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_11", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_PHASER_OUT_B_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_PHASER_OUT_B_RDEN_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_PHASER_IN_B_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_PHASER_IN_B_WREN_TOFIFO" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_1" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_3" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_5" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_7" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_1" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_3" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_5" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_7" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_0" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_0" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_0" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_0" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_0" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_0" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_0" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_0" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_0" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_0" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_0" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_0" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_0" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_0" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_0" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_0" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_0" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_0" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_0" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_0" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_0" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_0" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_0" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_0" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_0" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_0" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_0" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_0" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_0" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_0" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_0" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_0" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_0" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_0" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_0" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_0" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_0" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_0" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_0" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_0" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_0" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_0" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_0" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_0" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_0" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_0" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_0" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_0" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_0" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_0" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_0" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_0" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_0" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_0" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_0" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_0" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_0" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_0" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_0" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_0" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_0" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_0" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_0" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_0" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_0" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_0" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_0" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_0" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_0" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_0" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_0" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_0" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_0" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_0" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_0" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_0" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_0" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_0" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_0" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_0" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_8" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_PHASER_DOWN_DQS_TO_PHASER_B" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CMT_FIFO_R", "CMT_TOP_R_UPPER_B" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_0" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_9" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_10" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_11" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_0" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_9" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_10" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_11" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_0" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_9" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_10" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_11" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_0" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_9" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_10" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_11" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_0" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_9" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_10" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_11" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_0" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_9" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_10" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_11" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_0" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_9" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_10" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_11" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_0" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_9" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_10" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_11" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_0" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_9" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_10" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_11" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_0" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_9" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_10" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_11" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_0" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_9" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_10" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_11" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_0" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_9" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_10" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_11" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_0" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_9" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_10" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_11" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_0" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_9" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_10" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_11" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_0" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_9" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_10" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_11" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_0" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_9" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_10" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_11" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_0" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_9" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_10" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_11" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_0" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_9" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_10" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_11" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_0" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_9" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_10" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_11" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_0" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_9" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_10" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_11" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_0" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_9" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_10" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_11" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_0" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_9" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_10" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_11" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_0" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_9" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_10" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_11" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_0" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_9" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_10" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_11" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_0" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_9" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_10" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_11" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_0" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_9" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_10" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_11" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_0" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_9" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_10" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_11" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_0" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_9" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_10" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_11" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_0" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_9" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_10" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_11" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_0" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_9" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_10" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_11" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_0" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_9" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_10" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_11" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_0" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_9" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_10" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_11" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_0" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_9" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_10" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_11" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_0" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_9" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_10" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_11" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_0" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_9" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_10" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_11" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_0" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_9" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_10" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_11" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_0" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_9" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_10" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_11" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_0" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_9" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_10" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_11" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_0" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_9" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_10" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_11" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_0" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_9" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_10" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_11" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_0" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_9" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_10" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_11" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_0" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_9" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_10" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_11" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_0" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_9" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_10" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_11" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_0" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_9" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_10" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_11" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_0" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_9" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_10" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_11" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_0" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_9" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_10" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_11" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_0" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_9" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_10" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_11" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_0" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_9" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_10" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_11" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_0" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_9" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_10" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_11" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_0" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_9" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_10" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_11" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_0" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_9" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_10" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_11" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_0" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_9" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_10" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_11" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_0" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_9" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_10" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_11" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_0" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_9" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_10" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_11" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_0" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_9" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_10" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_11" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_0" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_9" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_10" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_11" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_0" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_9" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_10" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_11" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_0" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_9" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_10" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_11" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_0" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_9" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_10" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_11" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_0" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_9" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_10" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_11" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_0" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_9" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_10" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_11" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_0" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_9" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_10" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_11" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_0" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_9" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_10" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_11" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_0" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_9" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_10" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_11" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_0" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_9" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_10" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_11" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_0" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_9" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_10" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_11" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_0" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_9" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_10" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_11" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_0" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_9" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_10" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_11" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_0" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_9" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_10" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_11" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_0" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_9" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_10" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_11" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_0" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_9" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_10" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_11" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_0" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_9" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_10" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_11" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_0" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_9" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_10" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_11" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_0" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_9" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_10" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_11" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_0" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_9" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_10" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_11" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_0" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_9" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_10" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_11" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_0" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_9" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_10" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_11" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_0" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_9" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_10" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_11" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_0" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_9" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_10" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_11" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_0" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_9" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_10" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_11" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_0" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_9" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_10" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_11" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_0" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_9" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_10" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_11" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_0" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_9" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_10" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_11" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_0" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_9" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_10" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_11" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_0" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_9" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_10" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_11" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_0" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_9" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_10" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_11" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_0" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_9" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_10" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_11" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_0" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_9" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_10" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_11" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_0" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_9" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_10" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_11" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_0" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_9" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_10" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_11" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_0" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_9" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_10" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_11" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_0" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_9" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_10" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_11" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_0" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_9" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_10" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_11" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_0" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_9" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_10" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_11" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_0" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_9" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_10" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_11" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_0" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_9" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_10" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_11" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_0" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_9" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_10" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_11" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_0" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_9" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_10" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_11" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_0" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_9" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_10" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_11" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_0" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_9" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_10" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_11" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_0" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_9" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_10" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_11" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_0" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_9" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_10" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_11" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_0" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_9" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_10" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_11" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_0" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_9" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_10" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_11" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_0" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_9" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_10" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_11" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_0" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_9" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_10" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_11" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_0" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_9" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_10" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_11" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_0" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_9" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_10" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_11" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_0" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_9" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_10" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_11" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_0" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_9" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_10" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_11" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_0" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_9" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_10" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_11" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_0" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_9" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_10" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_11" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_6", "CMT_TOP_LOGIC_OUTS_L_B0_6" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_7" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_9" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_10" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_11" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_9" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_10" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_11" ], [ "CMT_FIFO_L_LOGIC_OUTS2_0", "CMT_TOP_LOGIC_OUTS_L_B2_0" ], [ "CMT_FIFO_L_LOGIC_OUTS2_1", "CMT_TOP_LOGIC_OUTS_L_B2_1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "CMT_TOP_LOGIC_OUTS_L_B2_2" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_9" ], [ "CMT_FIFO_L_LOGIC_OUTS2_10", "CMT_TOP_LOGIC_OUTS_L_B2_10" ], [ "CMT_FIFO_L_LOGIC_OUTS3_0", "CMT_TOP_LOGIC_OUTS_L_B3_0" ], [ "CMT_FIFO_L_LOGIC_OUTS3_1", "CMT_TOP_LOGIC_OUTS_L_B3_1" ], [ "CMT_FIFO_L_LOGIC_OUTS3_2", "CMT_TOP_LOGIC_OUTS_L_B3_2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_3", "CMT_TOP_LOGIC_OUTS_L_B3_3" ], [ "CMT_FIFO_L_LOGIC_OUTS3_4", "CMT_TOP_LOGIC_OUTS_L_B3_4" ], [ "CMT_FIFO_L_LOGIC_OUTS3_5", "CMT_TOP_LOGIC_OUTS_L_B3_5" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_6" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS3_8", "CMT_TOP_LOGIC_OUTS_L_B3_8" ], [ "CMT_FIFO_L_LOGIC_OUTS3_9", "CMT_TOP_LOGIC_OUTS_L_B3_9" ], [ "CMT_FIFO_L_LOGIC_OUTS3_10", "CMT_TOP_LOGIC_OUTS_L_B3_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_0" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_6", "CMT_TOP_LOGIC_OUTS_L_B4_6" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_9" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_11" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_9" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_10" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_11" ], [ "CMT_FIFO_L_LOGIC_OUTS6_0", "CMT_TOP_LOGIC_OUTS_L_B6_0" ], [ "CMT_FIFO_L_LOGIC_OUTS6_1", "CMT_TOP_LOGIC_OUTS_L_B6_1" ], [ "CMT_FIFO_L_LOGIC_OUTS6_2", "CMT_TOP_LOGIC_OUTS_L_B6_2" ], [ "CMT_FIFO_L_LOGIC_OUTS6_3", "CMT_TOP_LOGIC_OUTS_L_B6_3" ], [ "CMT_FIFO_L_LOGIC_OUTS6_4", "CMT_TOP_LOGIC_OUTS_L_B6_4" ], [ "CMT_FIFO_L_LOGIC_OUTS6_5", "CMT_TOP_LOGIC_OUTS_L_B6_5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_6" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS6_8", "CMT_TOP_LOGIC_OUTS_L_B6_8" ], [ "CMT_FIFO_L_LOGIC_OUTS6_9", "CMT_TOP_LOGIC_OUTS_L_B6_9" ], [ "CMT_FIFO_L_LOGIC_OUTS6_10", "CMT_TOP_LOGIC_OUTS_L_B6_10" ], [ "CMT_FIFO_L_LOGIC_OUTS7_0", "CMT_TOP_LOGIC_OUTS_L_B7_0" ], [ "CMT_FIFO_L_LOGIC_OUTS7_1", "CMT_TOP_LOGIC_OUTS_L_B7_1" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "CMT_TOP_LOGIC_OUTS_L_B7_2" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_9" ], [ "CMT_FIFO_L_LOGIC_OUTS7_10", "CMT_TOP_LOGIC_OUTS_L_B7_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_11" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_0" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_3" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_9" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_10" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_11" ], [ "CMT_FIFO_L_LOGIC_OUTS10_0", "CMT_TOP_LOGIC_OUTS_L_B10_0" ], [ "CMT_FIFO_L_LOGIC_OUTS10_1", "CMT_TOP_LOGIC_OUTS_L_B10_1" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "CMT_TOP_LOGIC_OUTS_L_B10_2" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_0" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_0" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_9" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_10" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_11" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_9" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_10" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_11" ], [ "CMT_FIFO_L_LOGIC_OUTS14_0", "CMT_TOP_LOGIC_OUTS_L_B14_0" ], [ "CMT_FIFO_L_LOGIC_OUTS14_1", "CMT_TOP_LOGIC_OUTS_L_B14_1" ], [ "CMT_FIFO_L_LOGIC_OUTS14_2", "CMT_TOP_LOGIC_OUTS_L_B14_2" ], [ "CMT_FIFO_L_LOGIC_OUTS14_3", "CMT_TOP_LOGIC_OUTS_L_B14_3" ], [ "CMT_FIFO_L_LOGIC_OUTS14_4", "CMT_TOP_LOGIC_OUTS_L_B14_4" ], [ "CMT_FIFO_L_LOGIC_OUTS14_5", "CMT_TOP_LOGIC_OUTS_L_B14_5" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_6" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS14_8", "CMT_TOP_LOGIC_OUTS_L_B14_8" ], [ "CMT_FIFO_L_LOGIC_OUTS14_9", "CMT_TOP_LOGIC_OUTS_L_B14_9" ], [ "CMT_FIFO_L_LOGIC_OUTS14_10", "CMT_TOP_LOGIC_OUTS_L_B14_10" ], [ "CMT_FIFO_L_LOGIC_OUTS15_0", "CMT_TOP_LOGIC_OUTS_L_B15_0" ], [ "CMT_FIFO_L_LOGIC_OUTS15_1", "CMT_TOP_LOGIC_OUTS_L_B15_1" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "CMT_TOP_LOGIC_OUTS_L_B15_2" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "CMT_TOP_LOGIC_OUTS_L_B15_3" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_9" ], [ "CMT_FIFO_L_LOGIC_OUTS15_10", "CMT_TOP_LOGIC_OUTS_L_B15_10" ], [ "CMT_FIFO_L_LOGIC_OUTS16_0", "CMT_TOP_LOGIC_OUTS_L_B16_0" ], [ "CMT_FIFO_L_LOGIC_OUTS16_1", "CMT_TOP_LOGIC_OUTS_L_B16_1" ], [ "CMT_FIFO_L_LOGIC_OUTS16_2", "CMT_TOP_LOGIC_OUTS_L_B16_2" ], [ "CMT_FIFO_L_LOGIC_OUTS16_3", "CMT_TOP_LOGIC_OUTS_L_B16_3" ], [ "CMT_FIFO_L_LOGIC_OUTS16_4", "CMT_TOP_LOGIC_OUTS_L_B16_4" ], [ "CMT_FIFO_L_LOGIC_OUTS16_5", "CMT_TOP_LOGIC_OUTS_L_B16_5" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "CMT_TOP_LOGIC_OUTS_L_B16_8" ], [ "CMT_FIFO_L_LOGIC_OUTS16_9", "CMT_TOP_LOGIC_OUTS_L_B16_9" ], [ "CMT_FIFO_L_LOGIC_OUTS16_10", "CMT_TOP_LOGIC_OUTS_L_B16_10" ], [ "CMT_FIFO_L_LOGIC_OUTS17_0", "CMT_TOP_LOGIC_OUTS_L_B17_0" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "CMT_TOP_LOGIC_OUTS_L_B17_2" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_9" ], [ "CMT_FIFO_L_LOGIC_OUTS17_10", "CMT_TOP_LOGIC_OUTS_L_B17_10" ], [ "CMT_FIFO_L_LOGIC_OUTS17_11", "CMT_TOP_LOGIC_OUTS_L_B17_11" ], [ "CMT_FIFO_L_LOGIC_OUTS18_0", "CMT_TOP_LOGIC_OUTS_L_B18_0" ], [ "CMT_FIFO_L_LOGIC_OUTS18_1", "CMT_TOP_LOGIC_OUTS_L_B18_1" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_11" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_9" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_10" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_11" ], [ "CMT_FIFO_L_LOGIC_OUTS21_0", "CMT_TOP_LOGIC_OUTS_L_B21_0" ], [ "CMT_FIFO_L_LOGIC_OUTS21_1", "CMT_TOP_LOGIC_OUTS_L_B21_1" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "CMT_TOP_LOGIC_OUTS_L_B21_2" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_3" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "CMT_TOP_LOGIC_OUTS_L_B21_6" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "CMT_TOP_LOGIC_OUTS_L_B21_8" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "CMT_TOP_LOGIC_OUTS_L_B21_9" ], [ "CMT_FIFO_L_LOGIC_OUTS21_10", "CMT_TOP_LOGIC_OUTS_L_B21_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_9" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_11" ], [ "CMT_FIFO_L_LOGIC_OUTS23_0", "CMT_TOP_LOGIC_OUTS_L_B23_0" ], [ "CMT_FIFO_L_LOGIC_OUTS23_1", "CMT_TOP_LOGIC_OUTS_L_B23_1" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "CMT_TOP_LOGIC_OUTS_L_B23_2" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_9" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_PHASER_OUT_C_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_PHASER_OUT_C_RDENABLE_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_PHASER_IN_C_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_PHASER_IN_C_WRENABLE_FIFO" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_0" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_2" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_4" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_6" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_8" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_10" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_0" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_2" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_4" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_6" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_8" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_10" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_0" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_9" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_10" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_11" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_0" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_9" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_10" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_11" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_0" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_9" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_10" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_11" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_0" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_9" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_10" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_11" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_0" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_9" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_10" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_11" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_0" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_9" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_10" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_11" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_0" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_9" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_10" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_11" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_0" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_9" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_10" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_11" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_0" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_9" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_10" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_11" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_0" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_9" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_10" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_11" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_0" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_9" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_10" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_11" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_0" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_9" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_10" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_11" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_0" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_9" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_10" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_11" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_0" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_9" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_10" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_11" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_0" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_9" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_10" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_11" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_0" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_9" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_10" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_11" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_0" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_9" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_10" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_11" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_0" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_9" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_10" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_11" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_0" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_9" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_10" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_11" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_0" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_9" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_10" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_11" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_0" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_9" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_10" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_11" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_0" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_9" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_10" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_11" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_0" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_9" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_10" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_11" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_0" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_9" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_10" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_11" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_0" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_9" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_10" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_11" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_0" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_9" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_10" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_11" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_0" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_9" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_10" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_11" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_0" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_9" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_10" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_11" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_0" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_9" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_10" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_11" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_0" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_9" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_10" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_11" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_0" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_9" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_10" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_11" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_0" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_9" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_10" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_11" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_0" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_9" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_10" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_11" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_0" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_9" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_10" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_11" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_0" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_9" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_10" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_11" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_0" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_9" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_10" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_11" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_0" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_9" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_10" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_11" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_0" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_9" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_10" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_11" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_0" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_9" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_10" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_11" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_0" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_9" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_10" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_11" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_0" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_9" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_10" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_11" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_0" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_9" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_10" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_11" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_0" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_9" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_10" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_11" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_0" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_9" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_10" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_11" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_0" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_9" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_10" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_11" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_0" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_9" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_10" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_11" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_0" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_9" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_10" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_11" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_0" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_9" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_10" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_11" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_0" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_9" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_10" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_11" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_0" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_9" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_10" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_11" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_0" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_9" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_10" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_11" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_0" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_9" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_10" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_11" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_0" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_9" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_10" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_11" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_0" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_9" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_10" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_11" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_0" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_9" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_10" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_11" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_0" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_9" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_10" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_11" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_0" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_9" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_10" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_11" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_0" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_9" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_10" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_11" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_0" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_9" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_10" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_11" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_0" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_9" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_10" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_11" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_0" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_9" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_10" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_11" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_0" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_9" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_10" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_11" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_0" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_9" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_10" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_11" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_0" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_9" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_10" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_11" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_0" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_9" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_10" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_11" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_0" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_9" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_10" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_11" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_0" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_9" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_10" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_11" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_0" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_9" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_10" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_11" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_0" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_9" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_10" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_11" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_0" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_9" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_10" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_11" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_0" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_9" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_10" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_11" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_0" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_9" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_10" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_11" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_0" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_9" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_10" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_11" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_0" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_9" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_10" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_11" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_0" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_9" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_10" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_11" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_0" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_9" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_10" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_11" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_0" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_9" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_10" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_11" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_0" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_9" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_10" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_11" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_0" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_9" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_10" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_11" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_0" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_8" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_9" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_10" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_11" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_PHASER_UP_DQS_TO_PHASER_C" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CMT_FIFO_R", "CMT_TOP_R_UPPER_T" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "CMT_TOP_EE2A0_0" ], [ "CMT_FIFO_EE2A0_1", "CMT_TOP_EE2A0_1" ], [ "CMT_FIFO_EE2A0_2", "CMT_TOP_EE2A0_2" ], [ "CMT_FIFO_EE2A0_3", "CMT_TOP_EE2A0_3" ], [ "CMT_FIFO_EE2A0_4", "CMT_TOP_EE2A0_4" ], [ "CMT_FIFO_EE2A0_5", "CMT_TOP_EE2A0_5" ], [ "CMT_FIFO_EE2A0_6", "CMT_TOP_EE2A0_6" ], [ "CMT_FIFO_EE2A0_7", "CMT_TOP_EE2A0_7" ], [ "CMT_FIFO_EE2A0_8", "CMT_TOP_EE2A0_8" ], [ "CMT_FIFO_EE2A0_9", "CMT_TOP_EE2A0_9" ], [ "CMT_FIFO_EE2A0_10", "CMT_TOP_EE2A0_10" ], [ "CMT_FIFO_EE2A0_11", "CMT_TOP_EE2A0_11" ], [ "CMT_FIFO_EE2A1_0", "CMT_TOP_EE2A1_0" ], [ "CMT_FIFO_EE2A1_1", "CMT_TOP_EE2A1_1" ], [ "CMT_FIFO_EE2A1_2", "CMT_TOP_EE2A1_2" ], [ "CMT_FIFO_EE2A1_3", "CMT_TOP_EE2A1_3" ], [ "CMT_FIFO_EE2A1_4", "CMT_TOP_EE2A1_4" ], [ "CMT_FIFO_EE2A1_5", "CMT_TOP_EE2A1_5" ], [ "CMT_FIFO_EE2A1_6", "CMT_TOP_EE2A1_6" ], [ "CMT_FIFO_EE2A1_7", "CMT_TOP_EE2A1_7" ], [ "CMT_FIFO_EE2A1_8", "CMT_TOP_EE2A1_8" ], [ "CMT_FIFO_EE2A1_9", "CMT_TOP_EE2A1_9" ], [ "CMT_FIFO_EE2A1_10", "CMT_TOP_EE2A1_10" ], [ "CMT_FIFO_EE2A1_11", "CMT_TOP_EE2A1_11" ], [ "CMT_FIFO_EE2A2_0", "CMT_TOP_EE2A2_0" ], [ "CMT_FIFO_EE2A2_1", "CMT_TOP_EE2A2_1" ], [ "CMT_FIFO_EE2A2_2", "CMT_TOP_EE2A2_2" ], [ "CMT_FIFO_EE2A2_3", "CMT_TOP_EE2A2_3" ], [ "CMT_FIFO_EE2A2_4", "CMT_TOP_EE2A2_4" ], [ "CMT_FIFO_EE2A2_5", "CMT_TOP_EE2A2_5" ], [ "CMT_FIFO_EE2A2_6", "CMT_TOP_EE2A2_6" ], [ "CMT_FIFO_EE2A2_7", "CMT_TOP_EE2A2_7" ], [ "CMT_FIFO_EE2A2_8", "CMT_TOP_EE2A2_8" ], [ "CMT_FIFO_EE2A2_9", "CMT_TOP_EE2A2_9" ], [ "CMT_FIFO_EE2A2_10", "CMT_TOP_EE2A2_10" ], [ "CMT_FIFO_EE2A2_11", "CMT_TOP_EE2A2_11" ], [ "CMT_FIFO_EE2A3_0", "CMT_TOP_EE2A3_0" ], [ "CMT_FIFO_EE2A3_1", "CMT_TOP_EE2A3_1" ], [ "CMT_FIFO_EE2A3_2", "CMT_TOP_EE2A3_2" ], [ "CMT_FIFO_EE2A3_3", "CMT_TOP_EE2A3_3" ], [ "CMT_FIFO_EE2A3_4", "CMT_TOP_EE2A3_4" ], [ "CMT_FIFO_EE2A3_5", "CMT_TOP_EE2A3_5" ], [ "CMT_FIFO_EE2A3_6", "CMT_TOP_EE2A3_6" ], [ "CMT_FIFO_EE2A3_7", "CMT_TOP_EE2A3_7" ], [ "CMT_FIFO_EE2A3_8", "CMT_TOP_EE2A3_8" ], [ "CMT_FIFO_EE2A3_9", "CMT_TOP_EE2A3_9" ], [ "CMT_FIFO_EE2A3_10", "CMT_TOP_EE2A3_10" ], [ "CMT_FIFO_EE2A3_11", "CMT_TOP_EE2A3_11" ], [ "CMT_FIFO_EE2BEG0_0", "CMT_TOP_EE2BEG0_0" ], [ "CMT_FIFO_EE2BEG0_1", "CMT_TOP_EE2BEG0_1" ], [ "CMT_FIFO_EE2BEG0_2", "CMT_TOP_EE2BEG0_2" ], [ "CMT_FIFO_EE2BEG0_3", "CMT_TOP_EE2BEG0_3" ], [ "CMT_FIFO_EE2BEG0_4", "CMT_TOP_EE2BEG0_4" ], [ "CMT_FIFO_EE2BEG0_5", "CMT_TOP_EE2BEG0_5" ], [ "CMT_FIFO_EE2BEG0_6", "CMT_TOP_EE2BEG0_6" ], [ "CMT_FIFO_EE2BEG0_7", "CMT_TOP_EE2BEG0_7" ], [ "CMT_FIFO_EE2BEG0_8", "CMT_TOP_EE2BEG0_8" ], [ "CMT_FIFO_EE2BEG0_9", "CMT_TOP_EE2BEG0_9" ], [ "CMT_FIFO_EE2BEG0_10", "CMT_TOP_EE2BEG0_10" ], [ "CMT_FIFO_EE2BEG0_11", "CMT_TOP_EE2BEG0_11" ], [ "CMT_FIFO_EE2BEG1_0", "CMT_TOP_EE2BEG1_0" ], [ "CMT_FIFO_EE2BEG1_1", "CMT_TOP_EE2BEG1_1" ], [ "CMT_FIFO_EE2BEG1_2", "CMT_TOP_EE2BEG1_2" ], [ "CMT_FIFO_EE2BEG1_3", "CMT_TOP_EE2BEG1_3" ], [ "CMT_FIFO_EE2BEG1_4", "CMT_TOP_EE2BEG1_4" ], [ "CMT_FIFO_EE2BEG1_5", "CMT_TOP_EE2BEG1_5" ], [ "CMT_FIFO_EE2BEG1_6", "CMT_TOP_EE2BEG1_6" ], [ "CMT_FIFO_EE2BEG1_7", "CMT_TOP_EE2BEG1_7" ], [ "CMT_FIFO_EE2BEG1_8", "CMT_TOP_EE2BEG1_8" ], [ "CMT_FIFO_EE2BEG1_9", "CMT_TOP_EE2BEG1_9" ], [ "CMT_FIFO_EE2BEG1_10", "CMT_TOP_EE2BEG1_10" ], [ "CMT_FIFO_EE2BEG1_11", "CMT_TOP_EE2BEG1_11" ], [ "CMT_FIFO_EE2BEG2_0", "CMT_TOP_EE2BEG2_0" ], [ "CMT_FIFO_EE2BEG2_1", "CMT_TOP_EE2BEG2_1" ], [ "CMT_FIFO_EE2BEG2_2", "CMT_TOP_EE2BEG2_2" ], [ "CMT_FIFO_EE2BEG2_3", "CMT_TOP_EE2BEG2_3" ], [ "CMT_FIFO_EE2BEG2_4", "CMT_TOP_EE2BEG2_4" ], [ "CMT_FIFO_EE2BEG2_5", "CMT_TOP_EE2BEG2_5" ], [ "CMT_FIFO_EE2BEG2_6", "CMT_TOP_EE2BEG2_6" ], [ "CMT_FIFO_EE2BEG2_7", "CMT_TOP_EE2BEG2_7" ], [ "CMT_FIFO_EE2BEG2_8", "CMT_TOP_EE2BEG2_8" ], [ "CMT_FIFO_EE2BEG2_9", "CMT_TOP_EE2BEG2_9" ], [ "CMT_FIFO_EE2BEG2_10", "CMT_TOP_EE2BEG2_10" ], [ "CMT_FIFO_EE2BEG2_11", "CMT_TOP_EE2BEG2_11" ], [ "CMT_FIFO_EE2BEG3_0", "CMT_TOP_EE2BEG3_0" ], [ "CMT_FIFO_EE2BEG3_1", "CMT_TOP_EE2BEG3_1" ], [ "CMT_FIFO_EE2BEG3_2", "CMT_TOP_EE2BEG3_2" ], [ "CMT_FIFO_EE2BEG3_3", "CMT_TOP_EE2BEG3_3" ], [ "CMT_FIFO_EE2BEG3_4", "CMT_TOP_EE2BEG3_4" ], [ "CMT_FIFO_EE2BEG3_5", "CMT_TOP_EE2BEG3_5" ], [ "CMT_FIFO_EE2BEG3_6", "CMT_TOP_EE2BEG3_6" ], [ "CMT_FIFO_EE2BEG3_7", "CMT_TOP_EE2BEG3_7" ], [ "CMT_FIFO_EE2BEG3_8", "CMT_TOP_EE2BEG3_8" ], [ "CMT_FIFO_EE2BEG3_9", "CMT_TOP_EE2BEG3_9" ], [ "CMT_FIFO_EE2BEG3_10", "CMT_TOP_EE2BEG3_10" ], [ "CMT_FIFO_EE2BEG3_11", "CMT_TOP_EE2BEG3_11" ], [ "CMT_FIFO_EE4A0_0", "CMT_TOP_EE4A0_0" ], [ "CMT_FIFO_EE4A0_1", "CMT_TOP_EE4A0_1" ], [ "CMT_FIFO_EE4A0_2", "CMT_TOP_EE4A0_2" ], [ "CMT_FIFO_EE4A0_3", "CMT_TOP_EE4A0_3" ], [ "CMT_FIFO_EE4A0_4", "CMT_TOP_EE4A0_4" ], [ "CMT_FIFO_EE4A0_5", "CMT_TOP_EE4A0_5" ], [ "CMT_FIFO_EE4A0_6", "CMT_TOP_EE4A0_6" ], [ "CMT_FIFO_EE4A0_7", "CMT_TOP_EE4A0_7" ], [ "CMT_FIFO_EE4A0_8", "CMT_TOP_EE4A0_8" ], [ "CMT_FIFO_EE4A0_9", "CMT_TOP_EE4A0_9" ], [ "CMT_FIFO_EE4A0_10", "CMT_TOP_EE4A0_10" ], [ "CMT_FIFO_EE4A0_11", "CMT_TOP_EE4A0_11" ], [ "CMT_FIFO_EE4A1_0", "CMT_TOP_EE4A1_0" ], [ "CMT_FIFO_EE4A1_1", "CMT_TOP_EE4A1_1" ], [ "CMT_FIFO_EE4A1_2", "CMT_TOP_EE4A1_2" ], [ "CMT_FIFO_EE4A1_3", "CMT_TOP_EE4A1_3" ], [ "CMT_FIFO_EE4A1_4", "CMT_TOP_EE4A1_4" ], [ "CMT_FIFO_EE4A1_5", "CMT_TOP_EE4A1_5" ], [ "CMT_FIFO_EE4A1_6", "CMT_TOP_EE4A1_6" ], [ "CMT_FIFO_EE4A1_7", "CMT_TOP_EE4A1_7" ], [ "CMT_FIFO_EE4A1_8", "CMT_TOP_EE4A1_8" ], [ "CMT_FIFO_EE4A1_9", "CMT_TOP_EE4A1_9" ], [ "CMT_FIFO_EE4A1_10", "CMT_TOP_EE4A1_10" ], [ "CMT_FIFO_EE4A1_11", "CMT_TOP_EE4A1_11" ], [ "CMT_FIFO_EE4A2_0", "CMT_TOP_EE4A2_0" ], [ "CMT_FIFO_EE4A2_1", "CMT_TOP_EE4A2_1" ], [ "CMT_FIFO_EE4A2_2", "CMT_TOP_EE4A2_2" ], [ "CMT_FIFO_EE4A2_3", "CMT_TOP_EE4A2_3" ], [ "CMT_FIFO_EE4A2_4", "CMT_TOP_EE4A2_4" ], [ "CMT_FIFO_EE4A2_5", "CMT_TOP_EE4A2_5" ], [ "CMT_FIFO_EE4A2_6", "CMT_TOP_EE4A2_6" ], [ "CMT_FIFO_EE4A2_7", "CMT_TOP_EE4A2_7" ], [ "CMT_FIFO_EE4A2_8", "CMT_TOP_EE4A2_8" ], [ "CMT_FIFO_EE4A2_9", "CMT_TOP_EE4A2_9" ], [ "CMT_FIFO_EE4A2_10", "CMT_TOP_EE4A2_10" ], [ "CMT_FIFO_EE4A2_11", "CMT_TOP_EE4A2_11" ], [ "CMT_FIFO_EE4A3_0", "CMT_TOP_EE4A3_0" ], [ "CMT_FIFO_EE4A3_1", "CMT_TOP_EE4A3_1" ], [ "CMT_FIFO_EE4A3_2", "CMT_TOP_EE4A3_2" ], [ "CMT_FIFO_EE4A3_3", "CMT_TOP_EE4A3_3" ], [ "CMT_FIFO_EE4A3_4", "CMT_TOP_EE4A3_4" ], [ "CMT_FIFO_EE4A3_5", "CMT_TOP_EE4A3_5" ], [ "CMT_FIFO_EE4A3_6", "CMT_TOP_EE4A3_6" ], [ "CMT_FIFO_EE4A3_7", "CMT_TOP_EE4A3_7" ], [ "CMT_FIFO_EE4A3_8", "CMT_TOP_EE4A3_8" ], [ "CMT_FIFO_EE4A3_9", "CMT_TOP_EE4A3_9" ], [ "CMT_FIFO_EE4A3_10", "CMT_TOP_EE4A3_10" ], [ "CMT_FIFO_EE4A3_11", "CMT_TOP_EE4A3_11" ], [ "CMT_FIFO_EE4B0_0", "CMT_TOP_EE4B0_0" ], [ "CMT_FIFO_EE4B0_1", "CMT_TOP_EE4B0_1" ], [ "CMT_FIFO_EE4B0_2", "CMT_TOP_EE4B0_2" ], [ "CMT_FIFO_EE4B0_3", "CMT_TOP_EE4B0_3" ], [ "CMT_FIFO_EE4B0_4", "CMT_TOP_EE4B0_4" ], [ "CMT_FIFO_EE4B0_5", "CMT_TOP_EE4B0_5" ], [ "CMT_FIFO_EE4B0_6", "CMT_TOP_EE4B0_6" ], [ "CMT_FIFO_EE4B0_7", "CMT_TOP_EE4B0_7" ], [ "CMT_FIFO_EE4B0_8", "CMT_TOP_EE4B0_8" ], [ "CMT_FIFO_EE4B0_9", "CMT_TOP_EE4B0_9" ], [ "CMT_FIFO_EE4B0_10", "CMT_TOP_EE4B0_10" ], [ "CMT_FIFO_EE4B0_11", "CMT_TOP_EE4B0_11" ], [ "CMT_FIFO_EE4B1_0", "CMT_TOP_EE4B1_0" ], [ "CMT_FIFO_EE4B1_1", "CMT_TOP_EE4B1_1" ], [ "CMT_FIFO_EE4B1_2", "CMT_TOP_EE4B1_2" ], [ "CMT_FIFO_EE4B1_3", "CMT_TOP_EE4B1_3" ], [ "CMT_FIFO_EE4B1_4", "CMT_TOP_EE4B1_4" ], [ "CMT_FIFO_EE4B1_5", "CMT_TOP_EE4B1_5" ], [ "CMT_FIFO_EE4B1_6", "CMT_TOP_EE4B1_6" ], [ "CMT_FIFO_EE4B1_7", "CMT_TOP_EE4B1_7" ], [ "CMT_FIFO_EE4B1_8", "CMT_TOP_EE4B1_8" ], [ "CMT_FIFO_EE4B1_9", "CMT_TOP_EE4B1_9" ], [ "CMT_FIFO_EE4B1_10", "CMT_TOP_EE4B1_10" ], [ "CMT_FIFO_EE4B1_11", "CMT_TOP_EE4B1_11" ], [ "CMT_FIFO_EE4B2_0", "CMT_TOP_EE4B2_0" ], [ "CMT_FIFO_EE4B2_1", "CMT_TOP_EE4B2_1" ], [ "CMT_FIFO_EE4B2_2", "CMT_TOP_EE4B2_2" ], [ "CMT_FIFO_EE4B2_3", "CMT_TOP_EE4B2_3" ], [ "CMT_FIFO_EE4B2_4", "CMT_TOP_EE4B2_4" ], [ "CMT_FIFO_EE4B2_5", "CMT_TOP_EE4B2_5" ], [ "CMT_FIFO_EE4B2_6", "CMT_TOP_EE4B2_6" ], [ "CMT_FIFO_EE4B2_7", "CMT_TOP_EE4B2_7" ], [ "CMT_FIFO_EE4B2_8", "CMT_TOP_EE4B2_8" ], [ "CMT_FIFO_EE4B2_9", "CMT_TOP_EE4B2_9" ], [ "CMT_FIFO_EE4B2_10", "CMT_TOP_EE4B2_10" ], [ "CMT_FIFO_EE4B2_11", "CMT_TOP_EE4B2_11" ], [ "CMT_FIFO_EE4B3_0", "CMT_TOP_EE4B3_0" ], [ "CMT_FIFO_EE4B3_1", "CMT_TOP_EE4B3_1" ], [ "CMT_FIFO_EE4B3_2", "CMT_TOP_EE4B3_2" ], [ "CMT_FIFO_EE4B3_3", "CMT_TOP_EE4B3_3" ], [ "CMT_FIFO_EE4B3_4", "CMT_TOP_EE4B3_4" ], [ "CMT_FIFO_EE4B3_5", "CMT_TOP_EE4B3_5" ], [ "CMT_FIFO_EE4B3_6", "CMT_TOP_EE4B3_6" ], [ "CMT_FIFO_EE4B3_7", "CMT_TOP_EE4B3_7" ], [ "CMT_FIFO_EE4B3_8", "CMT_TOP_EE4B3_8" ], [ "CMT_FIFO_EE4B3_9", "CMT_TOP_EE4B3_9" ], [ "CMT_FIFO_EE4B3_10", "CMT_TOP_EE4B3_10" ], [ "CMT_FIFO_EE4B3_11", "CMT_TOP_EE4B3_11" ], [ "CMT_FIFO_EE4BEG0_0", "CMT_TOP_EE4BEG0_0" ], [ "CMT_FIFO_EE4BEG0_1", "CMT_TOP_EE4BEG0_1" ], [ "CMT_FIFO_EE4BEG0_2", "CMT_TOP_EE4BEG0_2" ], [ "CMT_FIFO_EE4BEG0_3", "CMT_TOP_EE4BEG0_3" ], [ "CMT_FIFO_EE4BEG0_4", "CMT_TOP_EE4BEG0_4" ], [ "CMT_FIFO_EE4BEG0_5", "CMT_TOP_EE4BEG0_5" ], [ "CMT_FIFO_EE4BEG0_6", "CMT_TOP_EE4BEG0_6" ], [ "CMT_FIFO_EE4BEG0_7", "CMT_TOP_EE4BEG0_7" ], [ "CMT_FIFO_EE4BEG0_8", "CMT_TOP_EE4BEG0_8" ], [ "CMT_FIFO_EE4BEG0_9", "CMT_TOP_EE4BEG0_9" ], [ "CMT_FIFO_EE4BEG0_10", "CMT_TOP_EE4BEG0_10" ], [ "CMT_FIFO_EE4BEG0_11", "CMT_TOP_EE4BEG0_11" ], [ "CMT_FIFO_EE4BEG1_0", "CMT_TOP_EE4BEG1_0" ], [ "CMT_FIFO_EE4BEG1_1", "CMT_TOP_EE4BEG1_1" ], [ "CMT_FIFO_EE4BEG1_2", "CMT_TOP_EE4BEG1_2" ], [ "CMT_FIFO_EE4BEG1_3", "CMT_TOP_EE4BEG1_3" ], [ "CMT_FIFO_EE4BEG1_4", "CMT_TOP_EE4BEG1_4" ], [ "CMT_FIFO_EE4BEG1_5", "CMT_TOP_EE4BEG1_5" ], [ "CMT_FIFO_EE4BEG1_6", "CMT_TOP_EE4BEG1_6" ], [ "CMT_FIFO_EE4BEG1_7", "CMT_TOP_EE4BEG1_7" ], [ "CMT_FIFO_EE4BEG1_8", "CMT_TOP_EE4BEG1_8" ], [ "CMT_FIFO_EE4BEG1_9", "CMT_TOP_EE4BEG1_9" ], [ "CMT_FIFO_EE4BEG1_10", "CMT_TOP_EE4BEG1_10" ], [ "CMT_FIFO_EE4BEG1_11", "CMT_TOP_EE4BEG1_11" ], [ "CMT_FIFO_EE4BEG2_0", "CMT_TOP_EE4BEG2_0" ], [ "CMT_FIFO_EE4BEG2_1", "CMT_TOP_EE4BEG2_1" ], [ "CMT_FIFO_EE4BEG2_2", "CMT_TOP_EE4BEG2_2" ], [ "CMT_FIFO_EE4BEG2_3", "CMT_TOP_EE4BEG2_3" ], [ "CMT_FIFO_EE4BEG2_4", "CMT_TOP_EE4BEG2_4" ], [ "CMT_FIFO_EE4BEG2_5", "CMT_TOP_EE4BEG2_5" ], [ "CMT_FIFO_EE4BEG2_6", "CMT_TOP_EE4BEG2_6" ], [ "CMT_FIFO_EE4BEG2_7", "CMT_TOP_EE4BEG2_7" ], [ "CMT_FIFO_EE4BEG2_8", "CMT_TOP_EE4BEG2_8" ], [ "CMT_FIFO_EE4BEG2_9", "CMT_TOP_EE4BEG2_9" ], [ "CMT_FIFO_EE4BEG2_10", "CMT_TOP_EE4BEG2_10" ], [ "CMT_FIFO_EE4BEG2_11", "CMT_TOP_EE4BEG2_11" ], [ "CMT_FIFO_EE4BEG3_0", "CMT_TOP_EE4BEG3_0" ], [ "CMT_FIFO_EE4BEG3_1", "CMT_TOP_EE4BEG3_1" ], [ "CMT_FIFO_EE4BEG3_2", "CMT_TOP_EE4BEG3_2" ], [ "CMT_FIFO_EE4BEG3_3", "CMT_TOP_EE4BEG3_3" ], [ "CMT_FIFO_EE4BEG3_4", "CMT_TOP_EE4BEG3_4" ], [ "CMT_FIFO_EE4BEG3_5", "CMT_TOP_EE4BEG3_5" ], [ "CMT_FIFO_EE4BEG3_6", "CMT_TOP_EE4BEG3_6" ], [ "CMT_FIFO_EE4BEG3_7", "CMT_TOP_EE4BEG3_7" ], [ "CMT_FIFO_EE4BEG3_8", "CMT_TOP_EE4BEG3_8" ], [ "CMT_FIFO_EE4BEG3_9", "CMT_TOP_EE4BEG3_9" ], [ "CMT_FIFO_EE4BEG3_10", "CMT_TOP_EE4BEG3_10" ], [ "CMT_FIFO_EE4BEG3_11", "CMT_TOP_EE4BEG3_11" ], [ "CMT_FIFO_EE4C0_0", "CMT_TOP_EE4C0_0" ], [ "CMT_FIFO_EE4C0_1", "CMT_TOP_EE4C0_1" ], [ "CMT_FIFO_EE4C0_2", "CMT_TOP_EE4C0_2" ], [ "CMT_FIFO_EE4C0_3", "CMT_TOP_EE4C0_3" ], [ "CMT_FIFO_EE4C0_4", "CMT_TOP_EE4C0_4" ], [ "CMT_FIFO_EE4C0_5", "CMT_TOP_EE4C0_5" ], [ "CMT_FIFO_EE4C0_6", "CMT_TOP_EE4C0_6" ], [ "CMT_FIFO_EE4C0_7", "CMT_TOP_EE4C0_7" ], [ "CMT_FIFO_EE4C0_8", "CMT_TOP_EE4C0_8" ], [ "CMT_FIFO_EE4C0_9", "CMT_TOP_EE4C0_9" ], [ "CMT_FIFO_EE4C0_10", "CMT_TOP_EE4C0_10" ], [ "CMT_FIFO_EE4C0_11", "CMT_TOP_EE4C0_11" ], [ "CMT_FIFO_EE4C1_0", "CMT_TOP_EE4C1_0" ], [ "CMT_FIFO_EE4C1_1", "CMT_TOP_EE4C1_1" ], [ "CMT_FIFO_EE4C1_2", "CMT_TOP_EE4C1_2" ], [ "CMT_FIFO_EE4C1_3", "CMT_TOP_EE4C1_3" ], [ "CMT_FIFO_EE4C1_4", "CMT_TOP_EE4C1_4" ], [ "CMT_FIFO_EE4C1_5", "CMT_TOP_EE4C1_5" ], [ "CMT_FIFO_EE4C1_6", "CMT_TOP_EE4C1_6" ], [ "CMT_FIFO_EE4C1_7", "CMT_TOP_EE4C1_7" ], [ "CMT_FIFO_EE4C1_8", "CMT_TOP_EE4C1_8" ], [ "CMT_FIFO_EE4C1_9", "CMT_TOP_EE4C1_9" ], [ "CMT_FIFO_EE4C1_10", "CMT_TOP_EE4C1_10" ], [ "CMT_FIFO_EE4C1_11", "CMT_TOP_EE4C1_11" ], [ "CMT_FIFO_EE4C2_0", "CMT_TOP_EE4C2_0" ], [ "CMT_FIFO_EE4C2_1", "CMT_TOP_EE4C2_1" ], [ "CMT_FIFO_EE4C2_2", "CMT_TOP_EE4C2_2" ], [ "CMT_FIFO_EE4C2_3", "CMT_TOP_EE4C2_3" ], [ "CMT_FIFO_EE4C2_4", "CMT_TOP_EE4C2_4" ], [ "CMT_FIFO_EE4C2_5", "CMT_TOP_EE4C2_5" ], [ "CMT_FIFO_EE4C2_6", "CMT_TOP_EE4C2_6" ], [ "CMT_FIFO_EE4C2_7", "CMT_TOP_EE4C2_7" ], [ "CMT_FIFO_EE4C2_8", "CMT_TOP_EE4C2_8" ], [ "CMT_FIFO_EE4C2_9", "CMT_TOP_EE4C2_9" ], [ "CMT_FIFO_EE4C2_10", "CMT_TOP_EE4C2_10" ], [ "CMT_FIFO_EE4C2_11", "CMT_TOP_EE4C2_11" ], [ "CMT_FIFO_EE4C3_0", "CMT_TOP_EE4C3_0" ], [ "CMT_FIFO_EE4C3_1", "CMT_TOP_EE4C3_1" ], [ "CMT_FIFO_EE4C3_2", "CMT_TOP_EE4C3_2" ], [ "CMT_FIFO_EE4C3_3", "CMT_TOP_EE4C3_3" ], [ "CMT_FIFO_EE4C3_4", "CMT_TOP_EE4C3_4" ], [ "CMT_FIFO_EE4C3_5", "CMT_TOP_EE4C3_5" ], [ "CMT_FIFO_EE4C3_6", "CMT_TOP_EE4C3_6" ], [ "CMT_FIFO_EE4C3_7", "CMT_TOP_EE4C3_7" ], [ "CMT_FIFO_EE4C3_8", "CMT_TOP_EE4C3_8" ], [ "CMT_FIFO_EE4C3_9", "CMT_TOP_EE4C3_9" ], [ "CMT_FIFO_EE4C3_10", "CMT_TOP_EE4C3_10" ], [ "CMT_FIFO_EE4C3_11", "CMT_TOP_EE4C3_11" ], [ "CMT_FIFO_EL1BEG0_0", "CMT_TOP_EL1BEG0_0" ], [ "CMT_FIFO_EL1BEG0_1", "CMT_TOP_EL1BEG0_1" ], [ "CMT_FIFO_EL1BEG0_2", "CMT_TOP_EL1BEG0_2" ], [ "CMT_FIFO_EL1BEG0_3", "CMT_TOP_EL1BEG0_3" ], [ "CMT_FIFO_EL1BEG0_4", "CMT_TOP_EL1BEG0_4" ], [ "CMT_FIFO_EL1BEG0_5", "CMT_TOP_EL1BEG0_5" ], [ "CMT_FIFO_EL1BEG0_6", "CMT_TOP_EL1BEG0_6" ], [ "CMT_FIFO_EL1BEG0_7", "CMT_TOP_EL1BEG0_7" ], [ "CMT_FIFO_EL1BEG0_8", "CMT_TOP_EL1BEG0_8" ], [ "CMT_FIFO_EL1BEG0_9", "CMT_TOP_EL1BEG0_9" ], [ "CMT_FIFO_EL1BEG0_10", "CMT_TOP_EL1BEG0_10" ], [ "CMT_FIFO_EL1BEG0_11", "CMT_TOP_EL1BEG0_11" ], [ "CMT_FIFO_EL1BEG1_0", "CMT_TOP_EL1BEG1_0" ], [ "CMT_FIFO_EL1BEG1_1", "CMT_TOP_EL1BEG1_1" ], [ "CMT_FIFO_EL1BEG1_2", "CMT_TOP_EL1BEG1_2" ], [ "CMT_FIFO_EL1BEG1_3", "CMT_TOP_EL1BEG1_3" ], [ "CMT_FIFO_EL1BEG1_4", "CMT_TOP_EL1BEG1_4" ], [ "CMT_FIFO_EL1BEG1_5", "CMT_TOP_EL1BEG1_5" ], [ "CMT_FIFO_EL1BEG1_6", "CMT_TOP_EL1BEG1_6" ], [ "CMT_FIFO_EL1BEG1_7", "CMT_TOP_EL1BEG1_7" ], [ "CMT_FIFO_EL1BEG1_8", "CMT_TOP_EL1BEG1_8" ], [ "CMT_FIFO_EL1BEG1_9", "CMT_TOP_EL1BEG1_9" ], [ "CMT_FIFO_EL1BEG1_10", "CMT_TOP_EL1BEG1_10" ], [ "CMT_FIFO_EL1BEG1_11", "CMT_TOP_EL1BEG1_11" ], [ "CMT_FIFO_EL1BEG2_0", "CMT_TOP_EL1BEG2_0" ], [ "CMT_FIFO_EL1BEG2_1", "CMT_TOP_EL1BEG2_1" ], [ "CMT_FIFO_EL1BEG2_2", "CMT_TOP_EL1BEG2_2" ], [ "CMT_FIFO_EL1BEG2_3", "CMT_TOP_EL1BEG2_3" ], [ "CMT_FIFO_EL1BEG2_4", "CMT_TOP_EL1BEG2_4" ], [ "CMT_FIFO_EL1BEG2_5", "CMT_TOP_EL1BEG2_5" ], [ "CMT_FIFO_EL1BEG2_6", "CMT_TOP_EL1BEG2_6" ], [ "CMT_FIFO_EL1BEG2_7", "CMT_TOP_EL1BEG2_7" ], [ "CMT_FIFO_EL1BEG2_8", "CMT_TOP_EL1BEG2_8" ], [ "CMT_FIFO_EL1BEG2_9", "CMT_TOP_EL1BEG2_9" ], [ "CMT_FIFO_EL1BEG2_10", "CMT_TOP_EL1BEG2_10" ], [ "CMT_FIFO_EL1BEG2_11", "CMT_TOP_EL1BEG2_11" ], [ "CMT_FIFO_EL1BEG3_0", "CMT_TOP_EL1BEG3_0" ], [ "CMT_FIFO_EL1BEG3_1", "CMT_TOP_EL1BEG3_1" ], [ "CMT_FIFO_EL1BEG3_2", "CMT_TOP_EL1BEG3_2" ], [ "CMT_FIFO_EL1BEG3_3", "CMT_TOP_EL1BEG3_3" ], [ "CMT_FIFO_EL1BEG3_4", "CMT_TOP_EL1BEG3_4" ], [ "CMT_FIFO_EL1BEG3_5", "CMT_TOP_EL1BEG3_5" ], [ "CMT_FIFO_EL1BEG3_6", "CMT_TOP_EL1BEG3_6" ], [ "CMT_FIFO_EL1BEG3_7", "CMT_TOP_EL1BEG3_7" ], [ "CMT_FIFO_EL1BEG3_8", "CMT_TOP_EL1BEG3_8" ], [ "CMT_FIFO_EL1BEG3_9", "CMT_TOP_EL1BEG3_9" ], [ "CMT_FIFO_EL1BEG3_10", "CMT_TOP_EL1BEG3_10" ], [ "CMT_FIFO_EL1BEG3_11", "CMT_TOP_EL1BEG3_11" ], [ "CMT_FIFO_ER1BEG0_0", "CMT_TOP_ER1BEG0_0" ], [ "CMT_FIFO_ER1BEG0_1", "CMT_TOP_ER1BEG0_1" ], [ "CMT_FIFO_ER1BEG0_2", "CMT_TOP_ER1BEG0_2" ], [ "CMT_FIFO_ER1BEG0_3", "CMT_TOP_ER1BEG0_3" ], [ "CMT_FIFO_ER1BEG0_4", "CMT_TOP_ER1BEG0_4" ], [ "CMT_FIFO_ER1BEG0_5", "CMT_TOP_ER1BEG0_5" ], [ "CMT_FIFO_ER1BEG0_6", "CMT_TOP_ER1BEG0_6" ], [ "CMT_FIFO_ER1BEG0_7", "CMT_TOP_ER1BEG0_7" ], [ "CMT_FIFO_ER1BEG0_8", "CMT_TOP_ER1BEG0_8" ], [ "CMT_FIFO_ER1BEG0_9", "CMT_TOP_ER1BEG0_9" ], [ "CMT_FIFO_ER1BEG0_10", "CMT_TOP_ER1BEG0_10" ], [ "CMT_FIFO_ER1BEG0_11", "CMT_TOP_ER1BEG0_11" ], [ "CMT_FIFO_ER1BEG1_0", "CMT_TOP_ER1BEG1_0" ], [ "CMT_FIFO_ER1BEG1_1", "CMT_TOP_ER1BEG1_1" ], [ "CMT_FIFO_ER1BEG1_2", "CMT_TOP_ER1BEG1_2" ], [ "CMT_FIFO_ER1BEG1_3", "CMT_TOP_ER1BEG1_3" ], [ "CMT_FIFO_ER1BEG1_4", "CMT_TOP_ER1BEG1_4" ], [ "CMT_FIFO_ER1BEG1_5", "CMT_TOP_ER1BEG1_5" ], [ "CMT_FIFO_ER1BEG1_6", "CMT_TOP_ER1BEG1_6" ], [ "CMT_FIFO_ER1BEG1_7", "CMT_TOP_ER1BEG1_7" ], [ "CMT_FIFO_ER1BEG1_8", "CMT_TOP_ER1BEG1_8" ], [ "CMT_FIFO_ER1BEG1_9", "CMT_TOP_ER1BEG1_9" ], [ "CMT_FIFO_ER1BEG1_10", "CMT_TOP_ER1BEG1_10" ], [ "CMT_FIFO_ER1BEG1_11", "CMT_TOP_ER1BEG1_11" ], [ "CMT_FIFO_ER1BEG2_0", "CMT_TOP_ER1BEG2_0" ], [ "CMT_FIFO_ER1BEG2_1", "CMT_TOP_ER1BEG2_1" ], [ "CMT_FIFO_ER1BEG2_2", "CMT_TOP_ER1BEG2_2" ], [ "CMT_FIFO_ER1BEG2_3", "CMT_TOP_ER1BEG2_3" ], [ "CMT_FIFO_ER1BEG2_4", "CMT_TOP_ER1BEG2_4" ], [ "CMT_FIFO_ER1BEG2_5", "CMT_TOP_ER1BEG2_5" ], [ "CMT_FIFO_ER1BEG2_6", "CMT_TOP_ER1BEG2_6" ], [ "CMT_FIFO_ER1BEG2_7", "CMT_TOP_ER1BEG2_7" ], [ "CMT_FIFO_ER1BEG2_8", "CMT_TOP_ER1BEG2_8" ], [ "CMT_FIFO_ER1BEG2_9", "CMT_TOP_ER1BEG2_9" ], [ "CMT_FIFO_ER1BEG2_10", "CMT_TOP_ER1BEG2_10" ], [ "CMT_FIFO_ER1BEG2_11", "CMT_TOP_ER1BEG2_11" ], [ "CMT_FIFO_ER1BEG3_0", "CMT_TOP_ER1BEG3_0" ], [ "CMT_FIFO_ER1BEG3_1", "CMT_TOP_ER1BEG3_1" ], [ "CMT_FIFO_ER1BEG3_2", "CMT_TOP_ER1BEG3_2" ], [ "CMT_FIFO_ER1BEG3_3", "CMT_TOP_ER1BEG3_3" ], [ "CMT_FIFO_ER1BEG3_4", "CMT_TOP_ER1BEG3_4" ], [ "CMT_FIFO_ER1BEG3_5", "CMT_TOP_ER1BEG3_5" ], [ "CMT_FIFO_ER1BEG3_6", "CMT_TOP_ER1BEG3_6" ], [ "CMT_FIFO_ER1BEG3_7", "CMT_TOP_ER1BEG3_7" ], [ "CMT_FIFO_ER1BEG3_8", "CMT_TOP_ER1BEG3_8" ], [ "CMT_FIFO_ER1BEG3_9", "CMT_TOP_ER1BEG3_9" ], [ "CMT_FIFO_ER1BEG3_10", "CMT_TOP_ER1BEG3_10" ], [ "CMT_FIFO_ER1BEG3_11", "CMT_TOP_ER1BEG3_11" ], [ "CMT_FIFO_LH1_0", "CMT_TOP_LH1_0" ], [ "CMT_FIFO_LH1_1", "CMT_TOP_LH1_1" ], [ "CMT_FIFO_LH1_2", "CMT_TOP_LH1_2" ], [ "CMT_FIFO_LH1_3", "CMT_TOP_LH1_3" ], [ "CMT_FIFO_LH1_4", "CMT_TOP_LH1_4" ], [ "CMT_FIFO_LH1_5", "CMT_TOP_LH1_5" ], [ "CMT_FIFO_LH1_6", "CMT_TOP_LH1_6" ], [ "CMT_FIFO_LH1_7", "CMT_TOP_LH1_7" ], [ "CMT_FIFO_LH1_8", "CMT_TOP_LH1_8" ], [ "CMT_FIFO_LH1_9", "CMT_TOP_LH1_9" ], [ "CMT_FIFO_LH1_10", "CMT_TOP_LH1_10" ], [ "CMT_FIFO_LH1_11", "CMT_TOP_LH1_11" ], [ "CMT_FIFO_LH2_0", "CMT_TOP_LH2_0" ], [ "CMT_FIFO_LH2_1", "CMT_TOP_LH2_1" ], [ "CMT_FIFO_LH2_2", "CMT_TOP_LH2_2" ], [ "CMT_FIFO_LH2_3", "CMT_TOP_LH2_3" ], [ "CMT_FIFO_LH2_4", "CMT_TOP_LH2_4" ], [ "CMT_FIFO_LH2_5", "CMT_TOP_LH2_5" ], [ "CMT_FIFO_LH2_6", "CMT_TOP_LH2_6" ], [ "CMT_FIFO_LH2_7", "CMT_TOP_LH2_7" ], [ "CMT_FIFO_LH2_8", "CMT_TOP_LH2_8" ], [ "CMT_FIFO_LH2_9", "CMT_TOP_LH2_9" ], [ "CMT_FIFO_LH2_10", "CMT_TOP_LH2_10" ], [ "CMT_FIFO_LH2_11", "CMT_TOP_LH2_11" ], [ "CMT_FIFO_LH3_0", "CMT_TOP_LH3_0" ], [ "CMT_FIFO_LH3_1", "CMT_TOP_LH3_1" ], [ "CMT_FIFO_LH3_2", "CMT_TOP_LH3_2" ], [ "CMT_FIFO_LH3_3", "CMT_TOP_LH3_3" ], [ "CMT_FIFO_LH3_4", "CMT_TOP_LH3_4" ], [ "CMT_FIFO_LH3_5", "CMT_TOP_LH3_5" ], [ "CMT_FIFO_LH3_6", "CMT_TOP_LH3_6" ], [ "CMT_FIFO_LH3_7", "CMT_TOP_LH3_7" ], [ "CMT_FIFO_LH3_8", "CMT_TOP_LH3_8" ], [ "CMT_FIFO_LH3_9", "CMT_TOP_LH3_9" ], [ "CMT_FIFO_LH3_10", "CMT_TOP_LH3_10" ], [ "CMT_FIFO_LH3_11", "CMT_TOP_LH3_11" ], [ "CMT_FIFO_LH4_0", "CMT_TOP_LH4_0" ], [ "CMT_FIFO_LH4_1", "CMT_TOP_LH4_1" ], [ "CMT_FIFO_LH4_2", "CMT_TOP_LH4_2" ], [ "CMT_FIFO_LH4_3", "CMT_TOP_LH4_3" ], [ "CMT_FIFO_LH4_4", "CMT_TOP_LH4_4" ], [ "CMT_FIFO_LH4_5", "CMT_TOP_LH4_5" ], [ "CMT_FIFO_LH4_6", "CMT_TOP_LH4_6" ], [ "CMT_FIFO_LH4_7", "CMT_TOP_LH4_7" ], [ "CMT_FIFO_LH4_8", "CMT_TOP_LH4_8" ], [ "CMT_FIFO_LH4_9", "CMT_TOP_LH4_9" ], [ "CMT_FIFO_LH4_10", "CMT_TOP_LH4_10" ], [ "CMT_FIFO_LH4_11", "CMT_TOP_LH4_11" ], [ "CMT_FIFO_LH5_0", "CMT_TOP_LH5_0" ], [ "CMT_FIFO_LH5_1", "CMT_TOP_LH5_1" ], [ "CMT_FIFO_LH5_2", "CMT_TOP_LH5_2" ], [ "CMT_FIFO_LH5_3", "CMT_TOP_LH5_3" ], [ "CMT_FIFO_LH5_4", "CMT_TOP_LH5_4" ], [ "CMT_FIFO_LH5_5", "CMT_TOP_LH5_5" ], [ "CMT_FIFO_LH5_6", "CMT_TOP_LH5_6" ], [ "CMT_FIFO_LH5_7", "CMT_TOP_LH5_7" ], [ "CMT_FIFO_LH5_8", "CMT_TOP_LH5_8" ], [ "CMT_FIFO_LH5_9", "CMT_TOP_LH5_9" ], [ "CMT_FIFO_LH5_10", "CMT_TOP_LH5_10" ], [ "CMT_FIFO_LH5_11", "CMT_TOP_LH5_11" ], [ "CMT_FIFO_LH6_0", "CMT_TOP_LH6_0" ], [ "CMT_FIFO_LH6_1", "CMT_TOP_LH6_1" ], [ "CMT_FIFO_LH6_2", "CMT_TOP_LH6_2" ], [ "CMT_FIFO_LH6_3", "CMT_TOP_LH6_3" ], [ "CMT_FIFO_LH6_4", "CMT_TOP_LH6_4" ], [ "CMT_FIFO_LH6_5", "CMT_TOP_LH6_5" ], [ "CMT_FIFO_LH6_6", "CMT_TOP_LH6_6" ], [ "CMT_FIFO_LH6_7", "CMT_TOP_LH6_7" ], [ "CMT_FIFO_LH6_8", "CMT_TOP_LH6_8" ], [ "CMT_FIFO_LH6_9", "CMT_TOP_LH6_9" ], [ "CMT_FIFO_LH6_10", "CMT_TOP_LH6_10" ], [ "CMT_FIFO_LH6_11", "CMT_TOP_LH6_11" ], [ "CMT_FIFO_LH7_0", "CMT_TOP_LH7_0" ], [ "CMT_FIFO_LH7_1", "CMT_TOP_LH7_1" ], [ "CMT_FIFO_LH7_2", "CMT_TOP_LH7_2" ], [ "CMT_FIFO_LH7_3", "CMT_TOP_LH7_3" ], [ "CMT_FIFO_LH7_4", "CMT_TOP_LH7_4" ], [ "CMT_FIFO_LH7_5", "CMT_TOP_LH7_5" ], [ "CMT_FIFO_LH7_6", "CMT_TOP_LH7_6" ], [ "CMT_FIFO_LH7_7", "CMT_TOP_LH7_7" ], [ "CMT_FIFO_LH7_8", "CMT_TOP_LH7_8" ], [ "CMT_FIFO_LH7_9", "CMT_TOP_LH7_9" ], [ "CMT_FIFO_LH7_10", "CMT_TOP_LH7_10" ], [ "CMT_FIFO_LH7_11", "CMT_TOP_LH7_11" ], [ "CMT_FIFO_LH8_0", "CMT_TOP_LH8_0" ], [ "CMT_FIFO_LH8_1", "CMT_TOP_LH8_1" ], [ "CMT_FIFO_LH8_2", "CMT_TOP_LH8_2" ], [ "CMT_FIFO_LH8_3", "CMT_TOP_LH8_3" ], [ "CMT_FIFO_LH8_4", "CMT_TOP_LH8_4" ], [ "CMT_FIFO_LH8_5", "CMT_TOP_LH8_5" ], [ "CMT_FIFO_LH8_6", "CMT_TOP_LH8_6" ], [ "CMT_FIFO_LH8_7", "CMT_TOP_LH8_7" ], [ "CMT_FIFO_LH8_8", "CMT_TOP_LH8_8" ], [ "CMT_FIFO_LH8_9", "CMT_TOP_LH8_9" ], [ "CMT_FIFO_LH8_10", "CMT_TOP_LH8_10" ], [ "CMT_FIFO_LH8_11", "CMT_TOP_LH8_11" ], [ "CMT_FIFO_LH9_0", "CMT_TOP_LH9_0" ], [ "CMT_FIFO_LH9_1", "CMT_TOP_LH9_1" ], [ "CMT_FIFO_LH9_2", "CMT_TOP_LH9_2" ], [ "CMT_FIFO_LH9_3", "CMT_TOP_LH9_3" ], [ "CMT_FIFO_LH9_4", "CMT_TOP_LH9_4" ], [ "CMT_FIFO_LH9_5", "CMT_TOP_LH9_5" ], [ "CMT_FIFO_LH9_6", "CMT_TOP_LH9_6" ], [ "CMT_FIFO_LH9_7", "CMT_TOP_LH9_7" ], [ "CMT_FIFO_LH9_8", "CMT_TOP_LH9_8" ], [ "CMT_FIFO_LH9_9", "CMT_TOP_LH9_9" ], [ "CMT_FIFO_LH9_10", "CMT_TOP_LH9_10" ], [ "CMT_FIFO_LH9_11", "CMT_TOP_LH9_11" ], [ "CMT_FIFO_LH10_0", "CMT_TOP_LH10_0" ], [ "CMT_FIFO_LH10_1", "CMT_TOP_LH10_1" ], [ "CMT_FIFO_LH10_2", "CMT_TOP_LH10_2" ], [ "CMT_FIFO_LH10_3", "CMT_TOP_LH10_3" ], [ "CMT_FIFO_LH10_4", "CMT_TOP_LH10_4" ], [ "CMT_FIFO_LH10_5", "CMT_TOP_LH10_5" ], [ "CMT_FIFO_LH10_6", "CMT_TOP_LH10_6" ], [ "CMT_FIFO_LH10_7", "CMT_TOP_LH10_7" ], [ "CMT_FIFO_LH10_8", "CMT_TOP_LH10_8" ], [ "CMT_FIFO_LH10_9", "CMT_TOP_LH10_9" ], [ "CMT_FIFO_LH10_10", "CMT_TOP_LH10_10" ], [ "CMT_FIFO_LH10_11", "CMT_TOP_LH10_11" ], [ "CMT_FIFO_LH11_0", "CMT_TOP_LH11_0" ], [ "CMT_FIFO_LH11_1", "CMT_TOP_LH11_1" ], [ "CMT_FIFO_LH11_2", "CMT_TOP_LH11_2" ], [ "CMT_FIFO_LH11_3", "CMT_TOP_LH11_3" ], [ "CMT_FIFO_LH11_4", "CMT_TOP_LH11_4" ], [ "CMT_FIFO_LH11_5", "CMT_TOP_LH11_5" ], [ "CMT_FIFO_LH11_6", "CMT_TOP_LH11_6" ], [ "CMT_FIFO_LH11_7", "CMT_TOP_LH11_7" ], [ "CMT_FIFO_LH11_8", "CMT_TOP_LH11_8" ], [ "CMT_FIFO_LH11_9", "CMT_TOP_LH11_9" ], [ "CMT_FIFO_LH11_10", "CMT_TOP_LH11_10" ], [ "CMT_FIFO_LH11_11", "CMT_TOP_LH11_11" ], [ "CMT_FIFO_LH12_0", "CMT_TOP_LH12_0" ], [ "CMT_FIFO_LH12_1", "CMT_TOP_LH12_1" ], [ "CMT_FIFO_LH12_2", "CMT_TOP_LH12_2" ], [ "CMT_FIFO_LH12_3", "CMT_TOP_LH12_3" ], [ "CMT_FIFO_LH12_4", "CMT_TOP_LH12_4" ], [ "CMT_FIFO_LH12_5", "CMT_TOP_LH12_5" ], [ "CMT_FIFO_LH12_6", "CMT_TOP_LH12_6" ], [ "CMT_FIFO_LH12_7", "CMT_TOP_LH12_7" ], [ "CMT_FIFO_LH12_8", "CMT_TOP_LH12_8" ], [ "CMT_FIFO_LH12_9", "CMT_TOP_LH12_9" ], [ "CMT_FIFO_LH12_10", "CMT_TOP_LH12_10" ], [ "CMT_FIFO_LH12_11", "CMT_TOP_LH12_11" ], [ "CMT_FIFO_L_BYP0_0", "CMT_TOP_BYP0_0" ], [ "CMT_FIFO_L_BYP0_1", "CMT_TOP_BYP0_1" ], [ "CMT_FIFO_L_BYP0_2", "CMT_TOP_BYP0_2" ], [ "CMT_FIFO_L_BYP0_3", "CMT_TOP_BYP0_3" ], [ "CMT_FIFO_L_BYP0_4", "CMT_TOP_BYP0_4" ], [ "CMT_FIFO_L_BYP0_5", "CMT_TOP_BYP0_5" ], [ "CMT_FIFO_L_BYP0_6", "CMT_TOP_BYP0_6" ], [ "CMT_FIFO_L_BYP0_7", "CMT_TOP_BYP0_7" ], [ "CMT_FIFO_L_BYP0_8", "CMT_TOP_BYP0_8" ], [ "CMT_FIFO_L_BYP0_9", "CMT_TOP_BYP0_9" ], [ "CMT_FIFO_L_BYP0_10", "CMT_TOP_BYP0_10" ], [ "CMT_FIFO_L_BYP0_11", "CMT_TOP_BYP0_11" ], [ "CMT_FIFO_L_BYP1_0", "CMT_TOP_BYP1_0" ], [ "CMT_FIFO_L_BYP1_1", "CMT_TOP_BYP1_1" ], [ "CMT_FIFO_L_BYP1_2", "CMT_TOP_BYP1_2" ], [ "CMT_FIFO_L_BYP1_3", "CMT_TOP_BYP1_3" ], [ "CMT_FIFO_L_BYP1_4", "CMT_TOP_BYP1_4" ], [ "CMT_FIFO_L_BYP1_5", "CMT_TOP_BYP1_5" ], [ "CMT_FIFO_L_BYP1_6", "CMT_TOP_BYP1_6" ], [ "CMT_FIFO_L_BYP1_7", "CMT_TOP_BYP1_7" ], [ "CMT_FIFO_L_BYP1_8", "CMT_TOP_BYP1_8" ], [ "CMT_FIFO_L_BYP1_9", "CMT_TOP_BYP1_9" ], [ "CMT_FIFO_L_BYP1_10", "CMT_TOP_BYP1_10" ], [ "CMT_FIFO_L_BYP1_11", "CMT_TOP_BYP1_11" ], [ "CMT_FIFO_L_BYP2_0", "CMT_TOP_BYP2_0" ], [ "CMT_FIFO_L_BYP2_1", "CMT_TOP_BYP2_1" ], [ "CMT_FIFO_L_BYP2_2", "CMT_TOP_BYP2_2" ], [ "CMT_FIFO_L_BYP2_3", "CMT_TOP_BYP2_3" ], [ "CMT_FIFO_L_BYP2_4", "CMT_TOP_BYP2_4" ], [ "CMT_FIFO_L_BYP2_5", "CMT_TOP_BYP2_5" ], [ "CMT_FIFO_L_BYP2_6", "CMT_TOP_BYP2_6" ], [ "CMT_FIFO_L_BYP2_7", "CMT_TOP_BYP2_7" ], [ "CMT_FIFO_L_BYP2_8", "CMT_TOP_BYP2_8" ], [ "CMT_FIFO_L_BYP2_9", "CMT_TOP_BYP2_9" ], [ "CMT_FIFO_L_BYP2_10", "CMT_TOP_BYP2_10" ], [ "CMT_FIFO_L_BYP2_11", "CMT_TOP_BYP2_11" ], [ "CMT_FIFO_L_BYP3_0", "CMT_TOP_BYP3_0" ], [ "CMT_FIFO_L_BYP3_1", "CMT_TOP_BYP3_1" ], [ "CMT_FIFO_L_BYP3_2", "CMT_TOP_BYP3_2" ], [ "CMT_FIFO_L_BYP3_3", "CMT_TOP_BYP3_3" ], [ "CMT_FIFO_L_BYP3_4", "CMT_TOP_BYP3_4" ], [ "CMT_FIFO_L_BYP3_5", "CMT_TOP_BYP3_5" ], [ "CMT_FIFO_L_BYP3_6", "CMT_TOP_BYP3_6" ], [ "CMT_FIFO_L_BYP3_7", "CMT_TOP_BYP3_7" ], [ "CMT_FIFO_L_BYP3_8", "CMT_TOP_BYP3_8" ], [ "CMT_FIFO_L_BYP3_9", "CMT_TOP_BYP3_9" ], [ "CMT_FIFO_L_BYP3_10", "CMT_TOP_BYP3_10" ], [ "CMT_FIFO_L_BYP3_11", "CMT_TOP_BYP3_11" ], [ "CMT_FIFO_L_BYP4_0", "CMT_TOP_BYP4_0" ], [ "CMT_FIFO_L_BYP4_1", "CMT_TOP_BYP4_1" ], [ "CMT_FIFO_L_BYP4_2", "CMT_TOP_BYP4_2" ], [ "CMT_FIFO_L_BYP4_3", "CMT_TOP_BYP4_3" ], [ "CMT_FIFO_L_BYP4_4", "CMT_TOP_BYP4_4" ], [ "CMT_FIFO_L_BYP4_5", "CMT_TOP_BYP4_5" ], [ "CMT_FIFO_L_BYP4_6", "CMT_TOP_BYP4_6" ], [ "CMT_FIFO_L_BYP4_7", "CMT_TOP_BYP4_7" ], [ "CMT_FIFO_L_BYP4_8", "CMT_TOP_BYP4_8" ], [ "CMT_FIFO_L_BYP4_9", "CMT_TOP_BYP4_9" ], [ "CMT_FIFO_L_BYP4_10", "CMT_TOP_BYP4_10" ], [ "CMT_FIFO_L_BYP4_11", "CMT_TOP_BYP4_11" ], [ "CMT_FIFO_L_BYP5_0", "CMT_TOP_BYP5_0" ], [ "CMT_FIFO_L_BYP5_1", "CMT_TOP_BYP5_1" ], [ "CMT_FIFO_L_BYP5_2", "CMT_TOP_BYP5_2" ], [ "CMT_FIFO_L_BYP5_3", "CMT_TOP_BYP5_3" ], [ "CMT_FIFO_L_BYP5_4", "CMT_TOP_BYP5_4" ], [ "CMT_FIFO_L_BYP5_5", "CMT_TOP_BYP5_5" ], [ "CMT_FIFO_L_BYP5_6", "CMT_TOP_BYP5_6" ], [ "CMT_FIFO_L_BYP5_7", "CMT_TOP_BYP5_7" ], [ "CMT_FIFO_L_BYP5_8", "CMT_TOP_BYP5_8" ], [ "CMT_FIFO_L_BYP5_9", "CMT_TOP_BYP5_9" ], [ "CMT_FIFO_L_BYP5_10", "CMT_TOP_BYP5_10" ], [ "CMT_FIFO_L_BYP5_11", "CMT_TOP_BYP5_11" ], [ "CMT_FIFO_L_BYP6_0", "CMT_TOP_BYP6_0" ], [ "CMT_FIFO_L_BYP6_1", "CMT_TOP_BYP6_1" ], [ "CMT_FIFO_L_BYP6_2", "CMT_TOP_BYP6_2" ], [ "CMT_FIFO_L_BYP6_3", "CMT_TOP_BYP6_3" ], [ "CMT_FIFO_L_BYP6_4", "CMT_TOP_BYP6_4" ], [ "CMT_FIFO_L_BYP6_5", "CMT_TOP_BYP6_5" ], [ "CMT_FIFO_L_BYP6_6", "CMT_TOP_BYP6_6" ], [ "CMT_FIFO_L_BYP6_7", "CMT_TOP_BYP6_7" ], [ "CMT_FIFO_L_BYP6_8", "CMT_TOP_BYP6_8" ], [ "CMT_FIFO_L_BYP6_9", "CMT_TOP_BYP6_9" ], [ "CMT_FIFO_L_BYP6_10", "CMT_TOP_BYP6_10" ], [ "CMT_FIFO_L_BYP6_11", "CMT_TOP_BYP6_11" ], [ "CMT_FIFO_L_BYP7_0", "CMT_TOP_BYP7_0" ], [ "CMT_FIFO_L_BYP7_1", "CMT_TOP_BYP7_1" ], [ "CMT_FIFO_L_BYP7_2", "CMT_TOP_BYP7_2" ], [ "CMT_FIFO_L_BYP7_3", "CMT_TOP_BYP7_3" ], [ "CMT_FIFO_L_BYP7_4", "CMT_TOP_BYP7_4" ], [ "CMT_FIFO_L_BYP7_5", "CMT_TOP_BYP7_5" ], [ "CMT_FIFO_L_BYP7_6", "CMT_TOP_BYP7_6" ], [ "CMT_FIFO_L_BYP7_7", "CMT_TOP_BYP7_7" ], [ "CMT_FIFO_L_BYP7_8", "CMT_TOP_BYP7_8" ], [ "CMT_FIFO_L_BYP7_9", "CMT_TOP_BYP7_9" ], [ "CMT_FIFO_L_BYP7_10", "CMT_TOP_BYP7_10" ], [ "CMT_FIFO_L_BYP7_11", "CMT_TOP_BYP7_11" ], [ "CMT_FIFO_L_CLK0_0", "CMT_TOP_CLK0_0" ], [ "CMT_FIFO_L_CLK0_1", "CMT_TOP_CLK0_1" ], [ "CMT_FIFO_L_CLK0_2", "CMT_TOP_CLK0_2" ], [ "CMT_FIFO_L_CLK0_3", "CMT_TOP_CLK0_3" ], [ "CMT_FIFO_L_CLK0_4", "CMT_TOP_CLK0_4" ], [ "CMT_FIFO_L_CLK0_5", "CMT_TOP_CLK0_5" ], [ "CMT_FIFO_L_CLK0_6", "CMT_TOP_CLK0_6" ], [ "CMT_FIFO_L_CLK0_7", "CMT_TOP_CLK0_7" ], [ "CMT_FIFO_L_CLK0_8", "CMT_TOP_CLK0_8" ], [ "CMT_FIFO_L_CLK0_9", "CMT_TOP_CLK0_9" ], [ "CMT_FIFO_L_CLK0_10", "CMT_TOP_CLK0_10" ], [ "CMT_FIFO_L_CLK0_11", "CMT_TOP_CLK0_11" ], [ "CMT_FIFO_L_CLK1_0", "CMT_TOP_CLK1_0" ], [ "CMT_FIFO_L_CLK1_1", "CMT_TOP_CLK1_1" ], [ "CMT_FIFO_L_CLK1_2", "CMT_TOP_CLK1_2" ], [ "CMT_FIFO_L_CLK1_3", "CMT_TOP_CLK1_3" ], [ "CMT_FIFO_L_CLK1_4", "CMT_TOP_CLK1_4" ], [ "CMT_FIFO_L_CLK1_5", "CMT_TOP_CLK1_5" ], [ "CMT_FIFO_L_CLK1_6", "CMT_TOP_CLK1_6" ], [ "CMT_FIFO_L_CLK1_7", "CMT_TOP_CLK1_7" ], [ "CMT_FIFO_L_CLK1_8", "CMT_TOP_CLK1_8" ], [ "CMT_FIFO_L_CLK1_9", "CMT_TOP_CLK1_9" ], [ "CMT_FIFO_L_CLK1_10", "CMT_TOP_CLK1_10" ], [ "CMT_FIFO_L_CLK1_11", "CMT_TOP_CLK1_11" ], [ "CMT_FIFO_L_CTRL0_0", "CMT_TOP_CTRL0_0" ], [ "CMT_FIFO_L_CTRL0_1", "CMT_TOP_CTRL0_1" ], [ "CMT_FIFO_L_CTRL0_2", "CMT_TOP_CTRL0_2" ], [ "CMT_FIFO_L_CTRL0_3", "CMT_TOP_CTRL0_3" ], [ "CMT_FIFO_L_CTRL0_4", "CMT_TOP_CTRL0_4" ], [ "CMT_FIFO_L_CTRL0_5", "CMT_TOP_CTRL0_5" ], [ "CMT_FIFO_L_CTRL0_6", "CMT_TOP_CTRL0_6" ], [ "CMT_FIFO_L_CTRL0_7", "CMT_TOP_CTRL0_7" ], [ "CMT_FIFO_L_CTRL0_8", "CMT_TOP_CTRL0_8" ], [ "CMT_FIFO_L_CTRL0_9", "CMT_TOP_CTRL0_9" ], [ "CMT_FIFO_L_CTRL0_10", "CMT_TOP_CTRL0_10" ], [ "CMT_FIFO_L_CTRL0_11", "CMT_TOP_CTRL0_11" ], [ "CMT_FIFO_L_CTRL1_0", "CMT_TOP_CTRL1_0" ], [ "CMT_FIFO_L_CTRL1_1", "CMT_TOP_CTRL1_1" ], [ "CMT_FIFO_L_CTRL1_2", "CMT_TOP_CTRL1_2" ], [ "CMT_FIFO_L_CTRL1_3", "CMT_TOP_CTRL1_3" ], [ "CMT_FIFO_L_CTRL1_4", "CMT_TOP_CTRL1_4" ], [ "CMT_FIFO_L_CTRL1_5", "CMT_TOP_CTRL1_5" ], [ "CMT_FIFO_L_CTRL1_6", "CMT_TOP_CTRL1_6" ], [ "CMT_FIFO_L_CTRL1_7", "CMT_TOP_CTRL1_7" ], [ "CMT_FIFO_L_CTRL1_8", "CMT_TOP_CTRL1_8" ], [ "CMT_FIFO_L_CTRL1_9", "CMT_TOP_CTRL1_9" ], [ "CMT_FIFO_L_CTRL1_10", "CMT_TOP_CTRL1_10" ], [ "CMT_FIFO_L_CTRL1_11", "CMT_TOP_CTRL1_11" ], [ "CMT_FIFO_L_FAN0_0", "CMT_TOP_FAN0_0" ], [ "CMT_FIFO_L_FAN0_1", "CMT_TOP_FAN0_1" ], [ "CMT_FIFO_L_FAN0_2", "CMT_TOP_FAN0_2" ], [ "CMT_FIFO_L_FAN0_3", "CMT_TOP_FAN0_3" ], [ "CMT_FIFO_L_FAN0_4", "CMT_TOP_FAN0_4" ], [ "CMT_FIFO_L_FAN0_5", "CMT_TOP_FAN0_5" ], [ "CMT_FIFO_L_FAN0_6", "CMT_TOP_FAN0_6" ], [ "CMT_FIFO_L_FAN0_7", "CMT_TOP_FAN0_7" ], [ "CMT_FIFO_L_FAN0_8", "CMT_TOP_FAN0_8" ], [ "CMT_FIFO_L_FAN0_9", "CMT_TOP_FAN0_9" ], [ "CMT_FIFO_L_FAN0_10", "CMT_TOP_FAN0_10" ], [ "CMT_FIFO_L_FAN0_11", "CMT_TOP_FAN0_11" ], [ "CMT_FIFO_L_FAN1_0", "CMT_TOP_FAN1_0" ], [ "CMT_FIFO_L_FAN1_1", "CMT_TOP_FAN1_1" ], [ "CMT_FIFO_L_FAN1_2", "CMT_TOP_FAN1_2" ], [ "CMT_FIFO_L_FAN1_3", "CMT_TOP_FAN1_3" ], [ "CMT_FIFO_L_FAN1_4", "CMT_TOP_FAN1_4" ], [ "CMT_FIFO_L_FAN1_5", "CMT_TOP_FAN1_5" ], [ "CMT_FIFO_L_FAN1_6", "CMT_TOP_FAN1_6" ], [ "CMT_FIFO_L_FAN1_7", "CMT_TOP_FAN1_7" ], [ "CMT_FIFO_L_FAN1_8", "CMT_TOP_FAN1_8" ], [ "CMT_FIFO_L_FAN1_9", "CMT_TOP_FAN1_9" ], [ "CMT_FIFO_L_FAN1_10", "CMT_TOP_FAN1_10" ], [ "CMT_FIFO_L_FAN1_11", "CMT_TOP_FAN1_11" ], [ "CMT_FIFO_L_FAN2_0", "CMT_TOP_FAN2_0" ], [ "CMT_FIFO_L_FAN2_1", "CMT_TOP_FAN2_1" ], [ "CMT_FIFO_L_FAN2_2", "CMT_TOP_FAN2_2" ], [ "CMT_FIFO_L_FAN2_3", "CMT_TOP_FAN2_3" ], [ "CMT_FIFO_L_FAN2_4", "CMT_TOP_FAN2_4" ], [ "CMT_FIFO_L_FAN2_5", "CMT_TOP_FAN2_5" ], [ "CMT_FIFO_L_FAN2_6", "CMT_TOP_FAN2_6" ], [ "CMT_FIFO_L_FAN2_7", "CMT_TOP_FAN2_7" ], [ "CMT_FIFO_L_FAN2_8", "CMT_TOP_FAN2_8" ], [ "CMT_FIFO_L_FAN2_9", "CMT_TOP_FAN2_9" ], [ "CMT_FIFO_L_FAN2_10", "CMT_TOP_FAN2_10" ], [ "CMT_FIFO_L_FAN2_11", "CMT_TOP_FAN2_11" ], [ "CMT_FIFO_L_FAN3_0", "CMT_TOP_FAN3_0" ], [ "CMT_FIFO_L_FAN3_1", "CMT_TOP_FAN3_1" ], [ "CMT_FIFO_L_FAN3_2", "CMT_TOP_FAN3_2" ], [ "CMT_FIFO_L_FAN3_3", "CMT_TOP_FAN3_3" ], [ "CMT_FIFO_L_FAN3_4", "CMT_TOP_FAN3_4" ], [ "CMT_FIFO_L_FAN3_5", "CMT_TOP_FAN3_5" ], [ "CMT_FIFO_L_FAN3_6", "CMT_TOP_FAN3_6" ], [ "CMT_FIFO_L_FAN3_7", "CMT_TOP_FAN3_7" ], [ "CMT_FIFO_L_FAN3_8", "CMT_TOP_FAN3_8" ], [ "CMT_FIFO_L_FAN3_9", "CMT_TOP_FAN3_9" ], [ "CMT_FIFO_L_FAN3_10", "CMT_TOP_FAN3_10" ], [ "CMT_FIFO_L_FAN3_11", "CMT_TOP_FAN3_11" ], [ "CMT_FIFO_L_FAN4_0", "CMT_TOP_FAN4_0" ], [ "CMT_FIFO_L_FAN4_1", "CMT_TOP_FAN4_1" ], [ "CMT_FIFO_L_FAN4_2", "CMT_TOP_FAN4_2" ], [ "CMT_FIFO_L_FAN4_3", "CMT_TOP_FAN4_3" ], [ "CMT_FIFO_L_FAN4_4", "CMT_TOP_FAN4_4" ], [ "CMT_FIFO_L_FAN4_5", "CMT_TOP_FAN4_5" ], [ "CMT_FIFO_L_FAN4_6", "CMT_TOP_FAN4_6" ], [ "CMT_FIFO_L_FAN4_7", "CMT_TOP_FAN4_7" ], [ "CMT_FIFO_L_FAN4_8", "CMT_TOP_FAN4_8" ], [ "CMT_FIFO_L_FAN4_9", "CMT_TOP_FAN4_9" ], [ "CMT_FIFO_L_FAN4_10", "CMT_TOP_FAN4_10" ], [ "CMT_FIFO_L_FAN4_11", "CMT_TOP_FAN4_11" ], [ "CMT_FIFO_L_FAN5_0", "CMT_TOP_FAN5_0" ], [ "CMT_FIFO_L_FAN5_1", "CMT_TOP_FAN5_1" ], [ "CMT_FIFO_L_FAN5_2", "CMT_TOP_FAN5_2" ], [ "CMT_FIFO_L_FAN5_3", "CMT_TOP_FAN5_3" ], [ "CMT_FIFO_L_FAN5_4", "CMT_TOP_FAN5_4" ], [ "CMT_FIFO_L_FAN5_5", "CMT_TOP_FAN5_5" ], [ "CMT_FIFO_L_FAN5_6", "CMT_TOP_FAN5_6" ], [ "CMT_FIFO_L_FAN5_7", "CMT_TOP_FAN5_7" ], [ "CMT_FIFO_L_FAN5_8", "CMT_TOP_FAN5_8" ], [ "CMT_FIFO_L_FAN5_9", "CMT_TOP_FAN5_9" ], [ "CMT_FIFO_L_FAN5_10", "CMT_TOP_FAN5_10" ], [ "CMT_FIFO_L_FAN5_11", "CMT_TOP_FAN5_11" ], [ "CMT_FIFO_L_FAN6_0", "CMT_TOP_FAN6_0" ], [ "CMT_FIFO_L_FAN6_1", "CMT_TOP_FAN6_1" ], [ "CMT_FIFO_L_FAN6_2", "CMT_TOP_FAN6_2" ], [ "CMT_FIFO_L_FAN6_3", "CMT_TOP_FAN6_3" ], [ "CMT_FIFO_L_FAN6_4", "CMT_TOP_FAN6_4" ], [ "CMT_FIFO_L_FAN6_5", "CMT_TOP_FAN6_5" ], [ "CMT_FIFO_L_FAN6_6", "CMT_TOP_FAN6_6" ], [ "CMT_FIFO_L_FAN6_7", "CMT_TOP_FAN6_7" ], [ "CMT_FIFO_L_FAN6_8", "CMT_TOP_FAN6_8" ], [ "CMT_FIFO_L_FAN6_9", "CMT_TOP_FAN6_9" ], [ "CMT_FIFO_L_FAN6_10", "CMT_TOP_FAN6_10" ], [ "CMT_FIFO_L_FAN6_11", "CMT_TOP_FAN6_11" ], [ "CMT_FIFO_L_FAN7_0", "CMT_TOP_FAN7_0" ], [ "CMT_FIFO_L_FAN7_1", "CMT_TOP_FAN7_1" ], [ "CMT_FIFO_L_FAN7_2", "CMT_TOP_FAN7_2" ], [ "CMT_FIFO_L_FAN7_3", "CMT_TOP_FAN7_3" ], [ "CMT_FIFO_L_FAN7_4", "CMT_TOP_FAN7_4" ], [ "CMT_FIFO_L_FAN7_5", "CMT_TOP_FAN7_5" ], [ "CMT_FIFO_L_FAN7_6", "CMT_TOP_FAN7_6" ], [ "CMT_FIFO_L_FAN7_7", "CMT_TOP_FAN7_7" ], [ "CMT_FIFO_L_FAN7_8", "CMT_TOP_FAN7_8" ], [ "CMT_FIFO_L_FAN7_9", "CMT_TOP_FAN7_9" ], [ "CMT_FIFO_L_FAN7_10", "CMT_TOP_FAN7_10" ], [ "CMT_FIFO_L_FAN7_11", "CMT_TOP_FAN7_11" ], [ "CMT_FIFO_L_IMUX0_0", "CMT_TOP_IMUX0_0" ], [ "CMT_FIFO_L_IMUX0_1", "CMT_TOP_IMUX0_1" ], [ "CMT_FIFO_L_IMUX0_2", "CMT_TOP_IMUX0_2" ], [ "CMT_FIFO_L_IMUX0_3", "CMT_TOP_IMUX0_3" ], [ "CMT_FIFO_L_IMUX0_4", "CMT_TOP_IMUX0_4" ], [ "CMT_FIFO_L_IMUX0_5", "CMT_TOP_IMUX0_5" ], [ "CMT_FIFO_L_IMUX0_6", "CMT_TOP_IMUX0_6" ], [ "CMT_FIFO_L_IMUX0_7", "CMT_TOP_IMUX0_7" ], [ "CMT_FIFO_L_IMUX0_8", "CMT_TOP_IMUX0_8" ], [ "CMT_FIFO_L_IMUX0_9", "CMT_TOP_IMUX0_9" ], [ "CMT_FIFO_L_IMUX0_10", "CMT_TOP_IMUX0_10" ], [ "CMT_FIFO_L_IMUX0_11", "CMT_TOP_IMUX0_11" ], [ "CMT_FIFO_L_IMUX1_0", "CMT_TOP_IMUX1_0" ], [ "CMT_FIFO_L_IMUX1_1", "CMT_TOP_IMUX1_1" ], [ "CMT_FIFO_L_IMUX1_2", "CMT_TOP_IMUX1_2" ], [ "CMT_FIFO_L_IMUX1_3", "CMT_TOP_IMUX1_3" ], [ "CMT_FIFO_L_IMUX1_4", "CMT_TOP_IMUX1_4" ], [ "CMT_FIFO_L_IMUX1_5", "CMT_TOP_IMUX1_5" ], [ "CMT_FIFO_L_IMUX1_6", "CMT_TOP_IMUX1_6" ], [ "CMT_FIFO_L_IMUX1_7", "CMT_TOP_IMUX1_7" ], [ "CMT_FIFO_L_IMUX1_8", "CMT_TOP_IMUX1_8" ], [ "CMT_FIFO_L_IMUX1_9", "CMT_TOP_IMUX1_9" ], [ "CMT_FIFO_L_IMUX1_10", "CMT_TOP_IMUX1_10" ], [ "CMT_FIFO_L_IMUX1_11", "CMT_TOP_IMUX1_11" ], [ "CMT_FIFO_L_IMUX2_0", "CMT_TOP_IMUX2_0" ], [ "CMT_FIFO_L_IMUX2_1", "CMT_TOP_IMUX2_1" ], [ "CMT_FIFO_L_IMUX2_2", "CMT_TOP_IMUX2_2" ], [ "CMT_FIFO_L_IMUX2_3", "CMT_TOP_IMUX2_3" ], [ "CMT_FIFO_L_IMUX2_4", "CMT_TOP_IMUX2_4" ], [ "CMT_FIFO_L_IMUX2_5", "CMT_TOP_IMUX2_5" ], [ "CMT_FIFO_L_IMUX2_6", "CMT_TOP_IMUX2_6" ], [ "CMT_FIFO_L_IMUX2_7", "CMT_TOP_IMUX2_7" ], [ "CMT_FIFO_L_IMUX2_8", "CMT_TOP_IMUX2_8" ], [ "CMT_FIFO_L_IMUX2_9", "CMT_TOP_IMUX2_9" ], [ "CMT_FIFO_L_IMUX2_10", "CMT_TOP_IMUX2_10" ], [ "CMT_FIFO_L_IMUX2_11", "CMT_TOP_IMUX2_11" ], [ "CMT_FIFO_L_IMUX3_0", "CMT_TOP_IMUX3_0" ], [ "CMT_FIFO_L_IMUX3_1", "CMT_TOP_IMUX3_1" ], [ "CMT_FIFO_L_IMUX3_2", "CMT_TOP_IMUX3_2" ], [ "CMT_FIFO_L_IMUX3_3", "CMT_TOP_IMUX3_3" ], [ "CMT_FIFO_L_IMUX3_4", "CMT_TOP_IMUX3_4" ], [ "CMT_FIFO_L_IMUX3_5", "CMT_TOP_IMUX3_5" ], [ "CMT_FIFO_L_IMUX3_6", "CMT_TOP_IMUX3_6" ], [ "CMT_FIFO_L_IMUX3_7", "CMT_TOP_IMUX3_7" ], [ "CMT_FIFO_L_IMUX3_8", "CMT_TOP_IMUX3_8" ], [ "CMT_FIFO_L_IMUX3_9", "CMT_TOP_IMUX3_9" ], [ "CMT_FIFO_L_IMUX3_10", "CMT_TOP_IMUX3_10" ], [ "CMT_FIFO_L_IMUX3_11", "CMT_TOP_IMUX3_11" ], [ "CMT_FIFO_L_IMUX4_0", "CMT_TOP_IMUX4_0" ], [ "CMT_FIFO_L_IMUX4_1", "CMT_TOP_IMUX4_1" ], [ "CMT_FIFO_L_IMUX4_2", "CMT_TOP_IMUX4_2" ], [ "CMT_FIFO_L_IMUX4_3", "CMT_TOP_IMUX4_3" ], [ "CMT_FIFO_L_IMUX4_4", "CMT_TOP_IMUX4_4" ], [ "CMT_FIFO_L_IMUX4_5", "CMT_TOP_IMUX4_5" ], [ "CMT_FIFO_L_IMUX4_6", "CMT_TOP_IMUX4_6" ], [ "CMT_FIFO_L_IMUX4_7", "CMT_TOP_IMUX4_7" ], [ "CMT_FIFO_L_IMUX4_8", "CMT_TOP_IMUX4_8" ], [ "CMT_FIFO_L_IMUX4_9", "CMT_TOP_IMUX4_9" ], [ "CMT_FIFO_L_IMUX4_10", "CMT_TOP_IMUX4_10" ], [ "CMT_FIFO_L_IMUX4_11", "CMT_TOP_IMUX4_11" ], [ "CMT_FIFO_L_IMUX5_0", "CMT_TOP_IMUX5_0" ], [ "CMT_FIFO_L_IMUX5_1", "CMT_TOP_IMUX5_1" ], [ "CMT_FIFO_L_IMUX5_2", "CMT_TOP_IMUX5_2" ], [ "CMT_FIFO_L_IMUX5_3", "CMT_TOP_IMUX5_3" ], [ "CMT_FIFO_L_IMUX5_4", "CMT_TOP_IMUX5_4" ], [ "CMT_FIFO_L_IMUX5_5", "CMT_TOP_IMUX5_5" ], [ "CMT_FIFO_L_IMUX5_6", "CMT_TOP_IMUX5_6" ], [ "CMT_FIFO_L_IMUX5_7", "CMT_TOP_IMUX5_7" ], [ "CMT_FIFO_L_IMUX5_8", "CMT_TOP_IMUX5_8" ], [ "CMT_FIFO_L_IMUX5_9", "CMT_TOP_IMUX5_9" ], [ "CMT_FIFO_L_IMUX5_10", "CMT_TOP_IMUX5_10" ], [ "CMT_FIFO_L_IMUX5_11", "CMT_TOP_IMUX5_11" ], [ "CMT_FIFO_L_IMUX6_0", "CMT_TOP_IMUX6_0" ], [ "CMT_FIFO_L_IMUX6_1", "CMT_TOP_IMUX6_1" ], [ "CMT_FIFO_L_IMUX6_2", "CMT_TOP_IMUX6_2" ], [ "CMT_FIFO_L_IMUX6_3", "CMT_TOP_IMUX6_3" ], [ "CMT_FIFO_L_IMUX6_4", "CMT_TOP_IMUX6_4" ], [ "CMT_FIFO_L_IMUX6_5", "CMT_TOP_IMUX6_5" ], [ "CMT_FIFO_L_IMUX6_6", "CMT_TOP_IMUX6_6" ], [ "CMT_FIFO_L_IMUX6_7", "CMT_TOP_IMUX6_7" ], [ "CMT_FIFO_L_IMUX6_8", "CMT_TOP_IMUX6_8" ], [ "CMT_FIFO_L_IMUX6_9", "CMT_TOP_IMUX6_9" ], [ "CMT_FIFO_L_IMUX6_10", "CMT_TOP_IMUX6_10" ], [ "CMT_FIFO_L_IMUX6_11", "CMT_TOP_IMUX6_11" ], [ "CMT_FIFO_L_IMUX7_0", "CMT_TOP_IMUX7_0" ], [ "CMT_FIFO_L_IMUX7_1", "CMT_TOP_IMUX7_1" ], [ "CMT_FIFO_L_IMUX7_2", "CMT_TOP_IMUX7_2" ], [ "CMT_FIFO_L_IMUX7_3", "CMT_TOP_IMUX7_3" ], [ "CMT_FIFO_L_IMUX7_4", "CMT_TOP_IMUX7_4" ], [ "CMT_FIFO_L_IMUX7_5", "CMT_TOP_IMUX7_5" ], [ "CMT_FIFO_L_IMUX7_6", "CMT_TOP_IMUX7_6" ], [ "CMT_FIFO_L_IMUX7_7", "CMT_TOP_IMUX7_7" ], [ "CMT_FIFO_L_IMUX7_8", "CMT_TOP_IMUX7_8" ], [ "CMT_FIFO_L_IMUX7_9", "CMT_TOP_IMUX7_9" ], [ "CMT_FIFO_L_IMUX7_10", "CMT_TOP_IMUX7_10" ], [ "CMT_FIFO_L_IMUX7_11", "CMT_TOP_IMUX7_11" ], [ "CMT_FIFO_L_IMUX8_0", "CMT_TOP_IMUX8_0" ], [ "CMT_FIFO_L_IMUX8_1", "CMT_TOP_IMUX8_1" ], [ "CMT_FIFO_L_IMUX8_2", "CMT_TOP_IMUX8_2" ], [ "CMT_FIFO_L_IMUX8_3", "CMT_TOP_IMUX8_3" ], [ "CMT_FIFO_L_IMUX8_4", "CMT_TOP_IMUX8_4" ], [ "CMT_FIFO_L_IMUX8_5", "CMT_TOP_IMUX8_5" ], [ "CMT_FIFO_L_IMUX8_6", "CMT_TOP_IMUX8_6" ], [ "CMT_FIFO_L_IMUX8_7", "CMT_TOP_IMUX8_7" ], [ "CMT_FIFO_L_IMUX8_8", "CMT_TOP_IMUX8_8" ], [ "CMT_FIFO_L_IMUX8_9", "CMT_TOP_IMUX8_9" ], [ "CMT_FIFO_L_IMUX8_10", "CMT_TOP_IMUX8_10" ], [ "CMT_FIFO_L_IMUX8_11", "CMT_TOP_IMUX8_11" ], [ "CMT_FIFO_L_IMUX9_0", "CMT_TOP_IMUX9_0" ], [ "CMT_FIFO_L_IMUX9_1", "CMT_TOP_IMUX9_1" ], [ "CMT_FIFO_L_IMUX9_2", "CMT_TOP_IMUX9_2" ], [ "CMT_FIFO_L_IMUX9_3", "CMT_TOP_IMUX9_3" ], [ "CMT_FIFO_L_IMUX9_4", "CMT_TOP_IMUX9_4" ], [ "CMT_FIFO_L_IMUX9_5", "CMT_TOP_IMUX9_5" ], [ "CMT_FIFO_L_IMUX9_6", "CMT_TOP_IMUX9_6" ], [ "CMT_FIFO_L_IMUX9_7", "CMT_TOP_IMUX9_7" ], [ "CMT_FIFO_L_IMUX9_8", "CMT_TOP_IMUX9_8" ], [ "CMT_FIFO_L_IMUX9_9", "CMT_TOP_IMUX9_9" ], [ "CMT_FIFO_L_IMUX9_10", "CMT_TOP_IMUX9_10" ], [ "CMT_FIFO_L_IMUX9_11", "CMT_TOP_IMUX9_11" ], [ "CMT_FIFO_L_IMUX10_0", "CMT_TOP_IMUX10_0" ], [ "CMT_FIFO_L_IMUX10_1", "CMT_TOP_IMUX10_1" ], [ "CMT_FIFO_L_IMUX10_2", "CMT_TOP_IMUX10_2" ], [ "CMT_FIFO_L_IMUX10_3", "CMT_TOP_IMUX10_3" ], [ "CMT_FIFO_L_IMUX10_4", "CMT_TOP_IMUX10_4" ], [ "CMT_FIFO_L_IMUX10_5", "CMT_TOP_IMUX10_5" ], [ "CMT_FIFO_L_IMUX10_6", "CMT_TOP_IMUX10_6" ], [ "CMT_FIFO_L_IMUX10_7", "CMT_TOP_IMUX10_7" ], [ "CMT_FIFO_L_IMUX10_8", "CMT_TOP_IMUX10_8" ], [ "CMT_FIFO_L_IMUX10_9", "CMT_TOP_IMUX10_9" ], [ "CMT_FIFO_L_IMUX10_10", "CMT_TOP_IMUX10_10" ], [ "CMT_FIFO_L_IMUX10_11", "CMT_TOP_IMUX10_11" ], [ "CMT_FIFO_L_IMUX11_0", "CMT_TOP_IMUX11_0" ], [ "CMT_FIFO_L_IMUX11_1", "CMT_TOP_IMUX11_1" ], [ "CMT_FIFO_L_IMUX11_2", "CMT_TOP_IMUX11_2" ], [ "CMT_FIFO_L_IMUX11_3", "CMT_TOP_IMUX11_3" ], [ "CMT_FIFO_L_IMUX11_4", "CMT_TOP_IMUX11_4" ], [ "CMT_FIFO_L_IMUX11_5", "CMT_TOP_IMUX11_5" ], [ "CMT_FIFO_L_IMUX11_6", "CMT_TOP_IMUX11_6" ], [ "CMT_FIFO_L_IMUX11_7", "CMT_TOP_IMUX11_7" ], [ "CMT_FIFO_L_IMUX11_8", "CMT_TOP_IMUX11_8" ], [ "CMT_FIFO_L_IMUX11_9", "CMT_TOP_IMUX11_9" ], [ "CMT_FIFO_L_IMUX11_10", "CMT_TOP_IMUX11_10" ], [ "CMT_FIFO_L_IMUX11_11", "CMT_TOP_IMUX11_11" ], [ "CMT_FIFO_L_IMUX12_0", "CMT_TOP_IMUX12_0" ], [ "CMT_FIFO_L_IMUX12_1", "CMT_TOP_IMUX12_1" ], [ "CMT_FIFO_L_IMUX12_2", "CMT_TOP_IMUX12_2" ], [ "CMT_FIFO_L_IMUX12_3", "CMT_TOP_IMUX12_3" ], [ "CMT_FIFO_L_IMUX12_4", "CMT_TOP_IMUX12_4" ], [ "CMT_FIFO_L_IMUX12_5", "CMT_TOP_IMUX12_5" ], [ "CMT_FIFO_L_IMUX12_6", "CMT_TOP_IMUX12_6" ], [ "CMT_FIFO_L_IMUX12_7", "CMT_TOP_IMUX12_7" ], [ "CMT_FIFO_L_IMUX12_8", "CMT_TOP_IMUX12_8" ], [ "CMT_FIFO_L_IMUX12_9", "CMT_TOP_IMUX12_9" ], [ "CMT_FIFO_L_IMUX12_10", "CMT_TOP_IMUX12_10" ], [ "CMT_FIFO_L_IMUX12_11", "CMT_TOP_IMUX12_11" ], [ "CMT_FIFO_L_IMUX13_0", "CMT_TOP_IMUX13_0" ], [ "CMT_FIFO_L_IMUX13_1", "CMT_TOP_IMUX13_1" ], [ "CMT_FIFO_L_IMUX13_2", "CMT_TOP_IMUX13_2" ], [ "CMT_FIFO_L_IMUX13_3", "CMT_TOP_IMUX13_3" ], [ "CMT_FIFO_L_IMUX13_4", "CMT_TOP_IMUX13_4" ], [ "CMT_FIFO_L_IMUX13_5", "CMT_TOP_IMUX13_5" ], [ "CMT_FIFO_L_IMUX13_6", "CMT_TOP_IMUX13_6" ], [ "CMT_FIFO_L_IMUX13_7", "CMT_TOP_IMUX13_7" ], [ "CMT_FIFO_L_IMUX13_8", "CMT_TOP_IMUX13_8" ], [ "CMT_FIFO_L_IMUX13_9", "CMT_TOP_IMUX13_9" ], [ "CMT_FIFO_L_IMUX13_10", "CMT_TOP_IMUX13_10" ], [ "CMT_FIFO_L_IMUX13_11", "CMT_TOP_IMUX13_11" ], [ "CMT_FIFO_L_IMUX14_0", "CMT_TOP_IMUX14_0" ], [ "CMT_FIFO_L_IMUX14_1", "CMT_TOP_IMUX14_1" ], [ "CMT_FIFO_L_IMUX14_2", "CMT_TOP_IMUX14_2" ], [ "CMT_FIFO_L_IMUX14_3", "CMT_TOP_IMUX14_3" ], [ "CMT_FIFO_L_IMUX14_4", "CMT_TOP_IMUX14_4" ], [ "CMT_FIFO_L_IMUX14_5", "CMT_TOP_IMUX14_5" ], [ "CMT_FIFO_L_IMUX14_6", "CMT_TOP_IMUX14_6" ], [ "CMT_FIFO_L_IMUX14_7", "CMT_TOP_IMUX14_7" ], [ "CMT_FIFO_L_IMUX14_8", "CMT_TOP_IMUX14_8" ], [ "CMT_FIFO_L_IMUX14_9", "CMT_TOP_IMUX14_9" ], [ "CMT_FIFO_L_IMUX14_10", "CMT_TOP_IMUX14_10" ], [ "CMT_FIFO_L_IMUX14_11", "CMT_TOP_IMUX14_11" ], [ "CMT_FIFO_L_IMUX15_0", "CMT_TOP_IMUX15_0" ], [ "CMT_FIFO_L_IMUX15_1", "CMT_TOP_IMUX15_1" ], [ "CMT_FIFO_L_IMUX15_2", "CMT_TOP_IMUX15_2" ], [ "CMT_FIFO_L_IMUX15_3", "CMT_TOP_IMUX15_3" ], [ "CMT_FIFO_L_IMUX15_4", "CMT_TOP_IMUX15_4" ], [ "CMT_FIFO_L_IMUX15_5", "CMT_TOP_IMUX15_5" ], [ "CMT_FIFO_L_IMUX15_6", "CMT_TOP_IMUX15_6" ], [ "CMT_FIFO_L_IMUX15_7", "CMT_TOP_IMUX15_7" ], [ "CMT_FIFO_L_IMUX15_8", "CMT_TOP_IMUX15_8" ], [ "CMT_FIFO_L_IMUX15_9", "CMT_TOP_IMUX15_9" ], [ "CMT_FIFO_L_IMUX15_10", "CMT_TOP_IMUX15_10" ], [ "CMT_FIFO_L_IMUX15_11", "CMT_TOP_IMUX15_11" ], [ "CMT_FIFO_L_IMUX16_0", "CMT_TOP_IMUX16_0" ], [ "CMT_FIFO_L_IMUX16_1", "CMT_TOP_IMUX16_1" ], [ "CMT_FIFO_L_IMUX16_2", "CMT_TOP_IMUX16_2" ], [ "CMT_FIFO_L_IMUX16_3", "CMT_TOP_IMUX16_3" ], [ "CMT_FIFO_L_IMUX16_4", "CMT_TOP_IMUX16_4" ], [ "CMT_FIFO_L_IMUX16_5", "CMT_TOP_IMUX16_5" ], [ "CMT_FIFO_L_IMUX16_6", "CMT_TOP_IMUX16_6" ], [ "CMT_FIFO_L_IMUX16_7", "CMT_TOP_IMUX16_7" ], [ "CMT_FIFO_L_IMUX16_8", "CMT_TOP_IMUX16_8" ], [ "CMT_FIFO_L_IMUX16_9", "CMT_TOP_IMUX16_9" ], [ "CMT_FIFO_L_IMUX16_10", "CMT_TOP_IMUX16_10" ], [ "CMT_FIFO_L_IMUX16_11", "CMT_TOP_IMUX16_11" ], [ "CMT_FIFO_L_IMUX17_0", "CMT_TOP_IMUX17_0" ], [ "CMT_FIFO_L_IMUX17_1", "CMT_TOP_IMUX17_1" ], [ "CMT_FIFO_L_IMUX17_2", "CMT_TOP_IMUX17_2" ], [ "CMT_FIFO_L_IMUX17_3", "CMT_TOP_IMUX17_3" ], [ "CMT_FIFO_L_IMUX17_4", "CMT_TOP_IMUX17_4" ], [ "CMT_FIFO_L_IMUX17_5", "CMT_TOP_IMUX17_5" ], [ "CMT_FIFO_L_IMUX17_6", "CMT_TOP_IMUX17_6" ], [ "CMT_FIFO_L_IMUX17_7", "CMT_TOP_IMUX17_7" ], [ "CMT_FIFO_L_IMUX17_8", "CMT_TOP_IMUX17_8" ], [ "CMT_FIFO_L_IMUX17_9", "CMT_TOP_IMUX17_9" ], [ "CMT_FIFO_L_IMUX17_10", "CMT_TOP_IMUX17_10" ], [ "CMT_FIFO_L_IMUX17_11", "CMT_TOP_IMUX17_11" ], [ "CMT_FIFO_L_IMUX18_0", "CMT_TOP_IMUX18_0" ], [ "CMT_FIFO_L_IMUX18_1", "CMT_TOP_IMUX18_1" ], [ "CMT_FIFO_L_IMUX18_2", "CMT_TOP_IMUX18_2" ], [ "CMT_FIFO_L_IMUX18_3", "CMT_TOP_IMUX18_3" ], [ "CMT_FIFO_L_IMUX18_4", "CMT_TOP_IMUX18_4" ], [ "CMT_FIFO_L_IMUX18_5", "CMT_TOP_IMUX18_5" ], [ "CMT_FIFO_L_IMUX18_6", "CMT_TOP_IMUX18_6" ], [ "CMT_FIFO_L_IMUX18_7", "CMT_TOP_IMUX18_7" ], [ "CMT_FIFO_L_IMUX18_8", "CMT_TOP_IMUX18_8" ], [ "CMT_FIFO_L_IMUX18_9", "CMT_TOP_IMUX18_9" ], [ "CMT_FIFO_L_IMUX18_10", "CMT_TOP_IMUX18_10" ], [ "CMT_FIFO_L_IMUX18_11", "CMT_TOP_IMUX18_11" ], [ "CMT_FIFO_L_IMUX19_0", "CMT_TOP_IMUX19_0" ], [ "CMT_FIFO_L_IMUX19_1", "CMT_TOP_IMUX19_1" ], [ "CMT_FIFO_L_IMUX19_2", "CMT_TOP_IMUX19_2" ], [ "CMT_FIFO_L_IMUX19_3", "CMT_TOP_IMUX19_3" ], [ "CMT_FIFO_L_IMUX19_4", "CMT_TOP_IMUX19_4" ], [ "CMT_FIFO_L_IMUX19_5", "CMT_TOP_IMUX19_5" ], [ "CMT_FIFO_L_IMUX19_6", "CMT_TOP_IMUX19_6" ], [ "CMT_FIFO_L_IMUX19_7", "CMT_TOP_IMUX19_7" ], [ "CMT_FIFO_L_IMUX19_8", "CMT_TOP_IMUX19_8" ], [ "CMT_FIFO_L_IMUX19_9", "CMT_TOP_IMUX19_9" ], [ "CMT_FIFO_L_IMUX19_10", "CMT_TOP_IMUX19_10" ], [ "CMT_FIFO_L_IMUX19_11", "CMT_TOP_IMUX19_11" ], [ "CMT_FIFO_L_IMUX20_0", "CMT_TOP_IMUX20_0" ], [ "CMT_FIFO_L_IMUX20_1", "CMT_TOP_IMUX20_1" ], [ "CMT_FIFO_L_IMUX20_2", "CMT_TOP_IMUX20_2" ], [ "CMT_FIFO_L_IMUX20_3", "CMT_TOP_IMUX20_3" ], [ "CMT_FIFO_L_IMUX20_4", "CMT_TOP_IMUX20_4" ], [ "CMT_FIFO_L_IMUX20_5", "CMT_TOP_IMUX20_5" ], [ "CMT_FIFO_L_IMUX20_6", "CMT_TOP_IMUX20_6" ], [ "CMT_FIFO_L_IMUX20_7", "CMT_TOP_IMUX20_7" ], [ "CMT_FIFO_L_IMUX20_8", "CMT_TOP_IMUX20_8" ], [ "CMT_FIFO_L_IMUX20_9", "CMT_TOP_IMUX20_9" ], [ "CMT_FIFO_L_IMUX20_10", "CMT_TOP_IMUX20_10" ], [ "CMT_FIFO_L_IMUX20_11", "CMT_TOP_IMUX20_11" ], [ "CMT_FIFO_L_IMUX21_0", "CMT_TOP_IMUX21_0" ], [ "CMT_FIFO_L_IMUX21_1", "CMT_TOP_IMUX21_1" ], [ "CMT_FIFO_L_IMUX21_2", "CMT_TOP_IMUX21_2" ], [ "CMT_FIFO_L_IMUX21_3", "CMT_TOP_IMUX21_3" ], [ "CMT_FIFO_L_IMUX21_4", "CMT_TOP_IMUX21_4" ], [ "CMT_FIFO_L_IMUX21_5", "CMT_TOP_IMUX21_5" ], [ "CMT_FIFO_L_IMUX21_6", "CMT_TOP_IMUX21_6" ], [ "CMT_FIFO_L_IMUX21_7", "CMT_TOP_IMUX21_7" ], [ "CMT_FIFO_L_IMUX21_8", "CMT_TOP_IMUX21_8" ], [ "CMT_FIFO_L_IMUX21_9", "CMT_TOP_IMUX21_9" ], [ "CMT_FIFO_L_IMUX21_10", "CMT_TOP_IMUX21_10" ], [ "CMT_FIFO_L_IMUX21_11", "CMT_TOP_IMUX21_11" ], [ "CMT_FIFO_L_IMUX22_0", "CMT_TOP_IMUX22_0" ], [ "CMT_FIFO_L_IMUX22_1", "CMT_TOP_IMUX22_1" ], [ "CMT_FIFO_L_IMUX22_2", "CMT_TOP_IMUX22_2" ], [ "CMT_FIFO_L_IMUX22_3", "CMT_TOP_IMUX22_3" ], [ "CMT_FIFO_L_IMUX22_4", "CMT_TOP_IMUX22_4" ], [ "CMT_FIFO_L_IMUX22_5", "CMT_TOP_IMUX22_5" ], [ "CMT_FIFO_L_IMUX22_6", "CMT_TOP_IMUX22_6" ], [ "CMT_FIFO_L_IMUX22_7", "CMT_TOP_IMUX22_7" ], [ "CMT_FIFO_L_IMUX22_8", "CMT_TOP_IMUX22_8" ], [ "CMT_FIFO_L_IMUX22_9", "CMT_TOP_IMUX22_9" ], [ "CMT_FIFO_L_IMUX22_10", "CMT_TOP_IMUX22_10" ], [ "CMT_FIFO_L_IMUX22_11", "CMT_TOP_IMUX22_11" ], [ "CMT_FIFO_L_IMUX23_0", "CMT_TOP_IMUX23_0" ], [ "CMT_FIFO_L_IMUX23_1", "CMT_TOP_IMUX23_1" ], [ "CMT_FIFO_L_IMUX23_2", "CMT_TOP_IMUX23_2" ], [ "CMT_FIFO_L_IMUX23_3", "CMT_TOP_IMUX23_3" ], [ "CMT_FIFO_L_IMUX23_4", "CMT_TOP_IMUX23_4" ], [ "CMT_FIFO_L_IMUX23_5", "CMT_TOP_IMUX23_5" ], [ "CMT_FIFO_L_IMUX23_6", "CMT_TOP_IMUX23_6" ], [ "CMT_FIFO_L_IMUX23_7", "CMT_TOP_IMUX23_7" ], [ "CMT_FIFO_L_IMUX23_8", "CMT_TOP_IMUX23_8" ], [ "CMT_FIFO_L_IMUX23_9", "CMT_TOP_IMUX23_9" ], [ "CMT_FIFO_L_IMUX23_10", "CMT_TOP_IMUX23_10" ], [ "CMT_FIFO_L_IMUX23_11", "CMT_TOP_IMUX23_11" ], [ "CMT_FIFO_L_IMUX24_0", "CMT_TOP_IMUX24_0" ], [ "CMT_FIFO_L_IMUX24_1", "CMT_TOP_IMUX24_1" ], [ "CMT_FIFO_L_IMUX24_2", "CMT_TOP_IMUX24_2" ], [ "CMT_FIFO_L_IMUX24_3", "CMT_TOP_IMUX24_3" ], [ "CMT_FIFO_L_IMUX24_4", "CMT_TOP_IMUX24_4" ], [ "CMT_FIFO_L_IMUX24_5", "CMT_TOP_IMUX24_5" ], [ "CMT_FIFO_L_IMUX24_6", "CMT_TOP_IMUX24_6" ], [ "CMT_FIFO_L_IMUX24_7", "CMT_TOP_IMUX24_7" ], [ "CMT_FIFO_L_IMUX24_8", "CMT_TOP_IMUX24_8" ], [ "CMT_FIFO_L_IMUX24_9", "CMT_TOP_IMUX24_9" ], [ "CMT_FIFO_L_IMUX24_10", "CMT_TOP_IMUX24_10" ], [ "CMT_FIFO_L_IMUX24_11", "CMT_TOP_IMUX24_11" ], [ "CMT_FIFO_L_IMUX25_0", "CMT_TOP_IMUX25_0" ], [ "CMT_FIFO_L_IMUX25_1", "CMT_TOP_IMUX25_1" ], [ "CMT_FIFO_L_IMUX25_2", "CMT_TOP_IMUX25_2" ], [ "CMT_FIFO_L_IMUX25_3", "CMT_TOP_IMUX25_3" ], [ "CMT_FIFO_L_IMUX25_4", "CMT_TOP_IMUX25_4" ], [ "CMT_FIFO_L_IMUX25_5", "CMT_TOP_IMUX25_5" ], [ "CMT_FIFO_L_IMUX25_6", "CMT_TOP_IMUX25_6" ], [ "CMT_FIFO_L_IMUX25_7", "CMT_TOP_IMUX25_7" ], [ "CMT_FIFO_L_IMUX25_8", "CMT_TOP_IMUX25_8" ], [ "CMT_FIFO_L_IMUX25_9", "CMT_TOP_IMUX25_9" ], [ "CMT_FIFO_L_IMUX25_10", "CMT_TOP_IMUX25_10" ], [ "CMT_FIFO_L_IMUX25_11", "CMT_TOP_IMUX25_11" ], [ "CMT_FIFO_L_IMUX26_0", "CMT_TOP_IMUX26_0" ], [ "CMT_FIFO_L_IMUX26_1", "CMT_TOP_IMUX26_1" ], [ "CMT_FIFO_L_IMUX26_2", "CMT_TOP_IMUX26_2" ], [ "CMT_FIFO_L_IMUX26_3", "CMT_TOP_IMUX26_3" ], [ "CMT_FIFO_L_IMUX26_4", "CMT_TOP_IMUX26_4" ], [ "CMT_FIFO_L_IMUX26_5", "CMT_TOP_IMUX26_5" ], [ "CMT_FIFO_L_IMUX26_6", "CMT_TOP_IMUX26_6" ], [ "CMT_FIFO_L_IMUX26_7", "CMT_TOP_IMUX26_7" ], [ "CMT_FIFO_L_IMUX26_8", "CMT_TOP_IMUX26_8" ], [ "CMT_FIFO_L_IMUX26_9", "CMT_TOP_IMUX26_9" ], [ "CMT_FIFO_L_IMUX26_10", "CMT_TOP_IMUX26_10" ], [ "CMT_FIFO_L_IMUX26_11", "CMT_TOP_IMUX26_11" ], [ "CMT_FIFO_L_IMUX27_0", "CMT_TOP_IMUX27_0" ], [ "CMT_FIFO_L_IMUX27_1", "CMT_TOP_IMUX27_1" ], [ "CMT_FIFO_L_IMUX27_2", "CMT_TOP_IMUX27_2" ], [ "CMT_FIFO_L_IMUX27_3", "CMT_TOP_IMUX27_3" ], [ "CMT_FIFO_L_IMUX27_4", "CMT_TOP_IMUX27_4" ], [ "CMT_FIFO_L_IMUX27_5", "CMT_TOP_IMUX27_5" ], [ "CMT_FIFO_L_IMUX27_6", "CMT_TOP_IMUX27_6" ], [ "CMT_FIFO_L_IMUX27_7", "CMT_TOP_IMUX27_7" ], [ "CMT_FIFO_L_IMUX27_8", "CMT_TOP_IMUX27_8" ], [ "CMT_FIFO_L_IMUX27_9", "CMT_TOP_IMUX27_9" ], [ "CMT_FIFO_L_IMUX27_10", "CMT_TOP_IMUX27_10" ], [ "CMT_FIFO_L_IMUX27_11", "CMT_TOP_IMUX27_11" ], [ "CMT_FIFO_L_IMUX28_0", "CMT_TOP_IMUX28_0" ], [ "CMT_FIFO_L_IMUX28_1", "CMT_TOP_IMUX28_1" ], [ "CMT_FIFO_L_IMUX28_2", "CMT_TOP_IMUX28_2" ], [ "CMT_FIFO_L_IMUX28_3", "CMT_TOP_IMUX28_3" ], [ "CMT_FIFO_L_IMUX28_4", "CMT_TOP_IMUX28_4" ], [ "CMT_FIFO_L_IMUX28_5", "CMT_TOP_IMUX28_5" ], [ "CMT_FIFO_L_IMUX28_6", "CMT_TOP_IMUX28_6" ], [ "CMT_FIFO_L_IMUX28_7", "CMT_TOP_IMUX28_7" ], [ "CMT_FIFO_L_IMUX28_8", "CMT_TOP_IMUX28_8" ], [ "CMT_FIFO_L_IMUX28_9", "CMT_TOP_IMUX28_9" ], [ "CMT_FIFO_L_IMUX28_10", "CMT_TOP_IMUX28_10" ], [ "CMT_FIFO_L_IMUX28_11", "CMT_TOP_IMUX28_11" ], [ "CMT_FIFO_L_IMUX29_0", "CMT_TOP_IMUX29_0" ], [ "CMT_FIFO_L_IMUX29_1", "CMT_TOP_IMUX29_1" ], [ "CMT_FIFO_L_IMUX29_2", "CMT_TOP_IMUX29_2" ], [ "CMT_FIFO_L_IMUX29_3", "CMT_TOP_IMUX29_3" ], [ "CMT_FIFO_L_IMUX29_4", "CMT_TOP_IMUX29_4" ], [ "CMT_FIFO_L_IMUX29_5", "CMT_TOP_IMUX29_5" ], [ "CMT_FIFO_L_IMUX29_6", "CMT_TOP_IMUX29_6" ], [ "CMT_FIFO_L_IMUX29_7", "CMT_TOP_IMUX29_7" ], [ "CMT_FIFO_L_IMUX29_8", "CMT_TOP_IMUX29_8" ], [ "CMT_FIFO_L_IMUX29_9", "CMT_TOP_IMUX29_9" ], [ "CMT_FIFO_L_IMUX29_10", "CMT_TOP_IMUX29_10" ], [ "CMT_FIFO_L_IMUX29_11", "CMT_TOP_IMUX29_11" ], [ "CMT_FIFO_L_IMUX30_0", "CMT_TOP_IMUX30_0" ], [ "CMT_FIFO_L_IMUX30_1", "CMT_TOP_IMUX30_1" ], [ "CMT_FIFO_L_IMUX30_2", "CMT_TOP_IMUX30_2" ], [ "CMT_FIFO_L_IMUX30_3", "CMT_TOP_IMUX30_3" ], [ "CMT_FIFO_L_IMUX30_4", "CMT_TOP_IMUX30_4" ], [ "CMT_FIFO_L_IMUX30_5", "CMT_TOP_IMUX30_5" ], [ "CMT_FIFO_L_IMUX30_6", "CMT_TOP_IMUX30_6" ], [ "CMT_FIFO_L_IMUX30_7", "CMT_TOP_IMUX30_7" ], [ "CMT_FIFO_L_IMUX30_8", "CMT_TOP_IMUX30_8" ], [ "CMT_FIFO_L_IMUX30_9", "CMT_TOP_IMUX30_9" ], [ "CMT_FIFO_L_IMUX30_10", "CMT_TOP_IMUX30_10" ], [ "CMT_FIFO_L_IMUX30_11", "CMT_TOP_IMUX30_11" ], [ "CMT_FIFO_L_IMUX31_0", "CMT_TOP_IMUX31_0" ], [ "CMT_FIFO_L_IMUX31_1", "CMT_TOP_IMUX31_1" ], [ "CMT_FIFO_L_IMUX31_2", "CMT_TOP_IMUX31_2" ], [ "CMT_FIFO_L_IMUX31_3", "CMT_TOP_IMUX31_3" ], [ "CMT_FIFO_L_IMUX31_4", "CMT_TOP_IMUX31_4" ], [ "CMT_FIFO_L_IMUX31_5", "CMT_TOP_IMUX31_5" ], [ "CMT_FIFO_L_IMUX31_6", "CMT_TOP_IMUX31_6" ], [ "CMT_FIFO_L_IMUX31_7", "CMT_TOP_IMUX31_7" ], [ "CMT_FIFO_L_IMUX31_8", "CMT_TOP_IMUX31_8" ], [ "CMT_FIFO_L_IMUX31_9", "CMT_TOP_IMUX31_9" ], [ "CMT_FIFO_L_IMUX31_10", "CMT_TOP_IMUX31_10" ], [ "CMT_FIFO_L_IMUX31_11", "CMT_TOP_IMUX31_11" ], [ "CMT_FIFO_L_IMUX32_0", "CMT_TOP_IMUX32_0" ], [ "CMT_FIFO_L_IMUX32_1", "CMT_TOP_IMUX32_1" ], [ "CMT_FIFO_L_IMUX32_2", "CMT_TOP_IMUX32_2" ], [ "CMT_FIFO_L_IMUX32_3", "CMT_TOP_IMUX32_3" ], [ "CMT_FIFO_L_IMUX32_4", "CMT_TOP_IMUX32_4" ], [ "CMT_FIFO_L_IMUX32_5", "CMT_TOP_IMUX32_5" ], [ "CMT_FIFO_L_IMUX32_6", "CMT_TOP_IMUX32_6" ], [ "CMT_FIFO_L_IMUX32_7", "CMT_TOP_IMUX32_7" ], [ "CMT_FIFO_L_IMUX32_8", "CMT_TOP_IMUX32_8" ], [ "CMT_FIFO_L_IMUX32_9", "CMT_TOP_IMUX32_9" ], [ "CMT_FIFO_L_IMUX32_10", "CMT_TOP_IMUX32_10" ], [ "CMT_FIFO_L_IMUX32_11", "CMT_TOP_IMUX32_11" ], [ "CMT_FIFO_L_IMUX33_0", "CMT_TOP_IMUX33_0" ], [ "CMT_FIFO_L_IMUX33_1", "CMT_TOP_IMUX33_1" ], [ "CMT_FIFO_L_IMUX33_2", "CMT_TOP_IMUX33_2" ], [ "CMT_FIFO_L_IMUX33_3", "CMT_TOP_IMUX33_3" ], [ "CMT_FIFO_L_IMUX33_4", "CMT_TOP_IMUX33_4" ], [ "CMT_FIFO_L_IMUX33_5", "CMT_TOP_IMUX33_5" ], [ "CMT_FIFO_L_IMUX33_6", "CMT_TOP_IMUX33_6" ], [ "CMT_FIFO_L_IMUX33_7", "CMT_TOP_IMUX33_7" ], [ "CMT_FIFO_L_IMUX33_8", "CMT_TOP_IMUX33_8" ], [ "CMT_FIFO_L_IMUX33_9", "CMT_TOP_IMUX33_9" ], [ "CMT_FIFO_L_IMUX33_10", "CMT_TOP_IMUX33_10" ], [ "CMT_FIFO_L_IMUX33_11", "CMT_TOP_IMUX33_11" ], [ "CMT_FIFO_L_IMUX34_0", "CMT_TOP_IMUX34_0" ], [ "CMT_FIFO_L_IMUX34_1", "CMT_TOP_IMUX34_1" ], [ "CMT_FIFO_L_IMUX34_2", "CMT_TOP_IMUX34_2" ], [ "CMT_FIFO_L_IMUX34_3", "CMT_TOP_IMUX34_3" ], [ "CMT_FIFO_L_IMUX34_4", "CMT_TOP_IMUX34_4" ], [ "CMT_FIFO_L_IMUX34_5", "CMT_TOP_IMUX34_5" ], [ "CMT_FIFO_L_IMUX34_6", "CMT_TOP_IMUX34_6" ], [ "CMT_FIFO_L_IMUX34_7", "CMT_TOP_IMUX34_7" ], [ "CMT_FIFO_L_IMUX34_8", "CMT_TOP_IMUX34_8" ], [ "CMT_FIFO_L_IMUX34_9", "CMT_TOP_IMUX34_9" ], [ "CMT_FIFO_L_IMUX34_10", "CMT_TOP_IMUX34_10" ], [ "CMT_FIFO_L_IMUX34_11", "CMT_TOP_IMUX34_11" ], [ "CMT_FIFO_L_IMUX35_0", "CMT_TOP_IMUX35_0" ], [ "CMT_FIFO_L_IMUX35_1", "CMT_TOP_IMUX35_1" ], [ "CMT_FIFO_L_IMUX35_2", "CMT_TOP_IMUX35_2" ], [ "CMT_FIFO_L_IMUX35_3", "CMT_TOP_IMUX35_3" ], [ "CMT_FIFO_L_IMUX35_4", "CMT_TOP_IMUX35_4" ], [ "CMT_FIFO_L_IMUX35_5", "CMT_TOP_IMUX35_5" ], [ "CMT_FIFO_L_IMUX35_6", "CMT_TOP_IMUX35_6" ], [ "CMT_FIFO_L_IMUX35_7", "CMT_TOP_IMUX35_7" ], [ "CMT_FIFO_L_IMUX35_8", "CMT_TOP_IMUX35_8" ], [ "CMT_FIFO_L_IMUX35_9", "CMT_TOP_IMUX35_9" ], [ "CMT_FIFO_L_IMUX35_10", "CMT_TOP_IMUX35_10" ], [ "CMT_FIFO_L_IMUX35_11", "CMT_TOP_IMUX35_11" ], [ "CMT_FIFO_L_IMUX36_0", "CMT_TOP_IMUX36_0" ], [ "CMT_FIFO_L_IMUX36_1", "CMT_TOP_IMUX36_1" ], [ "CMT_FIFO_L_IMUX36_2", "CMT_TOP_IMUX36_2" ], [ "CMT_FIFO_L_IMUX36_3", "CMT_TOP_IMUX36_3" ], [ "CMT_FIFO_L_IMUX36_4", "CMT_TOP_IMUX36_4" ], [ "CMT_FIFO_L_IMUX36_5", "CMT_TOP_IMUX36_5" ], [ "CMT_FIFO_L_IMUX36_6", "CMT_TOP_IMUX36_6" ], [ "CMT_FIFO_L_IMUX36_7", "CMT_TOP_IMUX36_7" ], [ "CMT_FIFO_L_IMUX36_8", "CMT_TOP_IMUX36_8" ], [ "CMT_FIFO_L_IMUX36_9", "CMT_TOP_IMUX36_9" ], [ "CMT_FIFO_L_IMUX36_10", "CMT_TOP_IMUX36_10" ], [ "CMT_FIFO_L_IMUX36_11", "CMT_TOP_IMUX36_11" ], [ "CMT_FIFO_L_IMUX37_0", "CMT_TOP_IMUX37_0" ], [ "CMT_FIFO_L_IMUX37_1", "CMT_TOP_IMUX37_1" ], [ "CMT_FIFO_L_IMUX37_2", "CMT_TOP_IMUX37_2" ], [ "CMT_FIFO_L_IMUX37_3", "CMT_TOP_IMUX37_3" ], [ "CMT_FIFO_L_IMUX37_4", "CMT_TOP_IMUX37_4" ], [ "CMT_FIFO_L_IMUX37_5", "CMT_TOP_IMUX37_5" ], [ "CMT_FIFO_L_IMUX37_6", "CMT_TOP_IMUX37_6" ], [ "CMT_FIFO_L_IMUX37_7", "CMT_TOP_IMUX37_7" ], [ "CMT_FIFO_L_IMUX37_8", "CMT_TOP_IMUX37_8" ], [ "CMT_FIFO_L_IMUX37_9", "CMT_TOP_IMUX37_9" ], [ "CMT_FIFO_L_IMUX37_10", "CMT_TOP_IMUX37_10" ], [ "CMT_FIFO_L_IMUX37_11", "CMT_TOP_IMUX37_11" ], [ "CMT_FIFO_L_IMUX38_0", "CMT_TOP_IMUX38_0" ], [ "CMT_FIFO_L_IMUX38_1", "CMT_TOP_IMUX38_1" ], [ "CMT_FIFO_L_IMUX38_2", "CMT_TOP_IMUX38_2" ], [ "CMT_FIFO_L_IMUX38_3", "CMT_TOP_IMUX38_3" ], [ "CMT_FIFO_L_IMUX38_4", "CMT_TOP_IMUX38_4" ], [ "CMT_FIFO_L_IMUX38_5", "CMT_TOP_IMUX38_5" ], [ "CMT_FIFO_L_IMUX38_6", "CMT_TOP_IMUX38_6" ], [ "CMT_FIFO_L_IMUX38_7", "CMT_TOP_IMUX38_7" ], [ "CMT_FIFO_L_IMUX38_8", "CMT_TOP_IMUX38_8" ], [ "CMT_FIFO_L_IMUX38_9", "CMT_TOP_IMUX38_9" ], [ "CMT_FIFO_L_IMUX38_10", "CMT_TOP_IMUX38_10" ], [ "CMT_FIFO_L_IMUX38_11", "CMT_TOP_IMUX38_11" ], [ "CMT_FIFO_L_IMUX39_0", "CMT_TOP_IMUX39_0" ], [ "CMT_FIFO_L_IMUX39_1", "CMT_TOP_IMUX39_1" ], [ "CMT_FIFO_L_IMUX39_2", "CMT_TOP_IMUX39_2" ], [ "CMT_FIFO_L_IMUX39_3", "CMT_TOP_IMUX39_3" ], [ "CMT_FIFO_L_IMUX39_4", "CMT_TOP_IMUX39_4" ], [ "CMT_FIFO_L_IMUX39_5", "CMT_TOP_IMUX39_5" ], [ "CMT_FIFO_L_IMUX39_6", "CMT_TOP_IMUX39_6" ], [ "CMT_FIFO_L_IMUX39_7", "CMT_TOP_IMUX39_7" ], [ "CMT_FIFO_L_IMUX39_8", "CMT_TOP_IMUX39_8" ], [ "CMT_FIFO_L_IMUX39_9", "CMT_TOP_IMUX39_9" ], [ "CMT_FIFO_L_IMUX39_10", "CMT_TOP_IMUX39_10" ], [ "CMT_FIFO_L_IMUX39_11", "CMT_TOP_IMUX39_11" ], [ "CMT_FIFO_L_IMUX40_0", "CMT_TOP_IMUX40_0" ], [ "CMT_FIFO_L_IMUX40_1", "CMT_TOP_IMUX40_1" ], [ "CMT_FIFO_L_IMUX40_2", "CMT_TOP_IMUX40_2" ], [ "CMT_FIFO_L_IMUX40_3", "CMT_TOP_IMUX40_3" ], [ "CMT_FIFO_L_IMUX40_4", "CMT_TOP_IMUX40_4" ], [ "CMT_FIFO_L_IMUX40_5", "CMT_TOP_IMUX40_5" ], [ "CMT_FIFO_L_IMUX40_6", "CMT_TOP_IMUX40_6" ], [ "CMT_FIFO_L_IMUX40_7", "CMT_TOP_IMUX40_7" ], [ "CMT_FIFO_L_IMUX40_8", "CMT_TOP_IMUX40_8" ], [ "CMT_FIFO_L_IMUX40_9", "CMT_TOP_IMUX40_9" ], [ "CMT_FIFO_L_IMUX40_10", "CMT_TOP_IMUX40_10" ], [ "CMT_FIFO_L_IMUX40_11", "CMT_TOP_IMUX40_11" ], [ "CMT_FIFO_L_IMUX41_0", "CMT_TOP_IMUX41_0" ], [ "CMT_FIFO_L_IMUX41_1", "CMT_TOP_IMUX41_1" ], [ "CMT_FIFO_L_IMUX41_2", "CMT_TOP_IMUX41_2" ], [ "CMT_FIFO_L_IMUX41_3", "CMT_TOP_IMUX41_3" ], [ "CMT_FIFO_L_IMUX41_4", "CMT_TOP_IMUX41_4" ], [ "CMT_FIFO_L_IMUX41_5", "CMT_TOP_IMUX41_5" ], [ "CMT_FIFO_L_IMUX41_6", "CMT_TOP_IMUX41_6" ], [ "CMT_FIFO_L_IMUX41_7", "CMT_TOP_IMUX41_7" ], [ "CMT_FIFO_L_IMUX41_8", "CMT_TOP_IMUX41_8" ], [ "CMT_FIFO_L_IMUX41_9", "CMT_TOP_IMUX41_9" ], [ "CMT_FIFO_L_IMUX41_10", "CMT_TOP_IMUX41_10" ], [ "CMT_FIFO_L_IMUX41_11", "CMT_TOP_IMUX41_11" ], [ "CMT_FIFO_L_IMUX42_0", "CMT_TOP_IMUX42_0" ], [ "CMT_FIFO_L_IMUX42_1", "CMT_TOP_IMUX42_1" ], [ "CMT_FIFO_L_IMUX42_2", "CMT_TOP_IMUX42_2" ], [ "CMT_FIFO_L_IMUX42_3", "CMT_TOP_IMUX42_3" ], [ "CMT_FIFO_L_IMUX42_4", "CMT_TOP_IMUX42_4" ], [ "CMT_FIFO_L_IMUX42_5", "CMT_TOP_IMUX42_5" ], [ "CMT_FIFO_L_IMUX42_6", "CMT_TOP_IMUX42_6" ], [ "CMT_FIFO_L_IMUX42_7", "CMT_TOP_IMUX42_7" ], [ "CMT_FIFO_L_IMUX42_8", "CMT_TOP_IMUX42_8" ], [ "CMT_FIFO_L_IMUX42_9", "CMT_TOP_IMUX42_9" ], [ "CMT_FIFO_L_IMUX42_10", "CMT_TOP_IMUX42_10" ], [ "CMT_FIFO_L_IMUX42_11", "CMT_TOP_IMUX42_11" ], [ "CMT_FIFO_L_IMUX43_0", "CMT_TOP_IMUX43_0" ], [ "CMT_FIFO_L_IMUX43_1", "CMT_TOP_IMUX43_1" ], [ "CMT_FIFO_L_IMUX43_2", "CMT_TOP_IMUX43_2" ], [ "CMT_FIFO_L_IMUX43_3", "CMT_TOP_IMUX43_3" ], [ "CMT_FIFO_L_IMUX43_4", "CMT_TOP_IMUX43_4" ], [ "CMT_FIFO_L_IMUX43_5", "CMT_TOP_IMUX43_5" ], [ "CMT_FIFO_L_IMUX43_6", "CMT_TOP_IMUX43_6" ], [ "CMT_FIFO_L_IMUX43_7", "CMT_TOP_IMUX43_7" ], [ "CMT_FIFO_L_IMUX43_8", "CMT_TOP_IMUX43_8" ], [ "CMT_FIFO_L_IMUX43_9", "CMT_TOP_IMUX43_9" ], [ "CMT_FIFO_L_IMUX43_10", "CMT_TOP_IMUX43_10" ], [ "CMT_FIFO_L_IMUX43_11", "CMT_TOP_IMUX43_11" ], [ "CMT_FIFO_L_IMUX44_0", "CMT_TOP_IMUX44_0" ], [ "CMT_FIFO_L_IMUX44_1", "CMT_TOP_IMUX44_1" ], [ "CMT_FIFO_L_IMUX44_2", "CMT_TOP_IMUX44_2" ], [ "CMT_FIFO_L_IMUX44_3", "CMT_TOP_IMUX44_3" ], [ "CMT_FIFO_L_IMUX44_4", "CMT_TOP_IMUX44_4" ], [ "CMT_FIFO_L_IMUX44_5", "CMT_TOP_IMUX44_5" ], [ "CMT_FIFO_L_IMUX44_6", "CMT_TOP_IMUX44_6" ], [ "CMT_FIFO_L_IMUX44_7", "CMT_TOP_IMUX44_7" ], [ "CMT_FIFO_L_IMUX44_8", "CMT_TOP_IMUX44_8" ], [ "CMT_FIFO_L_IMUX44_9", "CMT_TOP_IMUX44_9" ], [ "CMT_FIFO_L_IMUX44_10", "CMT_TOP_IMUX44_10" ], [ "CMT_FIFO_L_IMUX44_11", "CMT_TOP_IMUX44_11" ], [ "CMT_FIFO_L_IMUX45_0", "CMT_TOP_IMUX45_0" ], [ "CMT_FIFO_L_IMUX45_1", "CMT_TOP_IMUX45_1" ], [ "CMT_FIFO_L_IMUX45_2", "CMT_TOP_IMUX45_2" ], [ "CMT_FIFO_L_IMUX45_3", "CMT_TOP_IMUX45_3" ], [ "CMT_FIFO_L_IMUX45_4", "CMT_TOP_IMUX45_4" ], [ "CMT_FIFO_L_IMUX45_5", "CMT_TOP_IMUX45_5" ], [ "CMT_FIFO_L_IMUX45_6", "CMT_TOP_IMUX45_6" ], [ "CMT_FIFO_L_IMUX45_7", "CMT_TOP_IMUX45_7" ], [ "CMT_FIFO_L_IMUX45_8", "CMT_TOP_IMUX45_8" ], [ "CMT_FIFO_L_IMUX45_9", "CMT_TOP_IMUX45_9" ], [ "CMT_FIFO_L_IMUX45_10", "CMT_TOP_IMUX45_10" ], [ "CMT_FIFO_L_IMUX45_11", "CMT_TOP_IMUX45_11" ], [ "CMT_FIFO_L_IMUX46_0", "CMT_TOP_IMUX46_0" ], [ "CMT_FIFO_L_IMUX46_1", "CMT_TOP_IMUX46_1" ], [ "CMT_FIFO_L_IMUX46_2", "CMT_TOP_IMUX46_2" ], [ "CMT_FIFO_L_IMUX46_3", "CMT_TOP_IMUX46_3" ], [ "CMT_FIFO_L_IMUX46_4", "CMT_TOP_IMUX46_4" ], [ "CMT_FIFO_L_IMUX46_5", "CMT_TOP_IMUX46_5" ], [ "CMT_FIFO_L_IMUX46_6", "CMT_TOP_IMUX46_6" ], [ "CMT_FIFO_L_IMUX46_7", "CMT_TOP_IMUX46_7" ], [ "CMT_FIFO_L_IMUX46_8", "CMT_TOP_IMUX46_8" ], [ "CMT_FIFO_L_IMUX46_9", "CMT_TOP_IMUX46_9" ], [ "CMT_FIFO_L_IMUX46_10", "CMT_TOP_IMUX46_10" ], [ "CMT_FIFO_L_IMUX46_11", "CMT_TOP_IMUX46_11" ], [ "CMT_FIFO_L_IMUX47_0", "CMT_TOP_IMUX47_0" ], [ "CMT_FIFO_L_IMUX47_1", "CMT_TOP_IMUX47_1" ], [ "CMT_FIFO_L_IMUX47_2", "CMT_TOP_IMUX47_2" ], [ "CMT_FIFO_L_IMUX47_3", "CMT_TOP_IMUX47_3" ], [ "CMT_FIFO_L_IMUX47_4", "CMT_TOP_IMUX47_4" ], [ "CMT_FIFO_L_IMUX47_5", "CMT_TOP_IMUX47_5" ], [ "CMT_FIFO_L_IMUX47_6", "CMT_TOP_IMUX47_6" ], [ "CMT_FIFO_L_IMUX47_7", "CMT_TOP_IMUX47_7" ], [ "CMT_FIFO_L_IMUX47_8", "CMT_TOP_IMUX47_8" ], [ "CMT_FIFO_L_IMUX47_9", "CMT_TOP_IMUX47_9" ], [ "CMT_FIFO_L_IMUX47_10", "CMT_TOP_IMUX47_10" ], [ "CMT_FIFO_L_IMUX47_11", "CMT_TOP_IMUX47_11" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "CMT_TOP_LOGIC_OUTS_L_B0_1" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "CMT_TOP_LOGIC_OUTS_L_B0_2" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "CMT_TOP_LOGIC_OUTS_L_B0_3" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "CMT_TOP_LOGIC_OUTS_L_B0_4" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "CMT_TOP_LOGIC_OUTS_L_B0_5" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "CMT_TOP_LOGIC_OUTS_L_B0_7" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "CMT_TOP_LOGIC_OUTS_L_B0_8" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "CMT_TOP_LOGIC_OUTS_L_B0_9" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "CMT_TOP_LOGIC_OUTS_L_B0_10" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "CMT_TOP_LOGIC_OUTS_L_B0_11" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "CMT_TOP_LOGIC_OUTS_L_B1_0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "CMT_TOP_LOGIC_OUTS_L_B1_1" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "CMT_TOP_LOGIC_OUTS_L_B1_2" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "CMT_TOP_LOGIC_OUTS_L_B1_3" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "CMT_TOP_LOGIC_OUTS_L_B1_4" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "CMT_TOP_LOGIC_OUTS_L_B1_5" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "CMT_TOP_LOGIC_OUTS_L_B1_6" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "CMT_TOP_LOGIC_OUTS_L_B1_7" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "CMT_TOP_LOGIC_OUTS_L_B1_8" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "CMT_TOP_LOGIC_OUTS_L_B1_9" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "CMT_TOP_LOGIC_OUTS_L_B1_10" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "CMT_TOP_LOGIC_OUTS_L_B1_11" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "CMT_TOP_LOGIC_OUTS_L_B2_2" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "CMT_TOP_LOGIC_OUTS_L_B2_3" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "CMT_TOP_LOGIC_OUTS_L_B2_4" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "CMT_TOP_LOGIC_OUTS_L_B2_5" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "CMT_TOP_LOGIC_OUTS_L_B2_6" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "CMT_TOP_LOGIC_OUTS_L_B2_7" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "CMT_TOP_LOGIC_OUTS_L_B2_8" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "CMT_TOP_LOGIC_OUTS_L_B2_9" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "CMT_TOP_LOGIC_OUTS_L_B3_6" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "CMT_TOP_LOGIC_OUTS_L_B3_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "CMT_TOP_LOGIC_OUTS_L_B4_0" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "CMT_TOP_LOGIC_OUTS_L_B4_1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "CMT_TOP_LOGIC_OUTS_L_B4_2" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "CMT_TOP_LOGIC_OUTS_L_B4_3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "CMT_TOP_LOGIC_OUTS_L_B4_4" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "CMT_TOP_LOGIC_OUTS_L_B4_5" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "CMT_TOP_LOGIC_OUTS_L_B4_7" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "CMT_TOP_LOGIC_OUTS_L_B4_8" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "CMT_TOP_LOGIC_OUTS_L_B4_9" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "CMT_TOP_LOGIC_OUTS_L_B4_10" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "CMT_TOP_LOGIC_OUTS_L_B4_11" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "CMT_TOP_LOGIC_OUTS_L_B5_1" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "CMT_TOP_LOGIC_OUTS_L_B5_2" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "CMT_TOP_LOGIC_OUTS_L_B5_3" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "CMT_TOP_LOGIC_OUTS_L_B5_4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "CMT_TOP_LOGIC_OUTS_L_B5_5" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "CMT_TOP_LOGIC_OUTS_L_B5_6" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "CMT_TOP_LOGIC_OUTS_L_B5_7" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "CMT_TOP_LOGIC_OUTS_L_B5_8" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "CMT_TOP_LOGIC_OUTS_L_B5_9" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "CMT_TOP_LOGIC_OUTS_L_B5_10" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "CMT_TOP_LOGIC_OUTS_L_B5_11" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "CMT_TOP_LOGIC_OUTS_L_B6_6" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "CMT_TOP_LOGIC_OUTS_L_B6_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "CMT_TOP_LOGIC_OUTS_L_B7_2" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "CMT_TOP_LOGIC_OUTS_L_B7_3" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "CMT_TOP_LOGIC_OUTS_L_B7_4" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "CMT_TOP_LOGIC_OUTS_L_B7_5" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "CMT_TOP_LOGIC_OUTS_L_B7_6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "CMT_TOP_LOGIC_OUTS_L_B7_7" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "CMT_TOP_LOGIC_OUTS_L_B7_8" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "CMT_TOP_LOGIC_OUTS_L_B7_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "CMT_TOP_LOGIC_OUTS_L_B8_1" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "CMT_TOP_LOGIC_OUTS_L_B8_2" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "CMT_TOP_LOGIC_OUTS_L_B8_3" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "CMT_TOP_LOGIC_OUTS_L_B8_4" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "CMT_TOP_LOGIC_OUTS_L_B8_5" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "CMT_TOP_LOGIC_OUTS_L_B8_6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "CMT_TOP_LOGIC_OUTS_L_B8_7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "CMT_TOP_LOGIC_OUTS_L_B8_8" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "CMT_TOP_LOGIC_OUTS_L_B8_9" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "CMT_TOP_LOGIC_OUTS_L_B8_10" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "CMT_TOP_LOGIC_OUTS_L_B8_11" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "CMT_TOP_LOGIC_OUTS_L_B9_0" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "CMT_TOP_LOGIC_OUTS_L_B9_1" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "CMT_TOP_LOGIC_OUTS_L_B9_2" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "CMT_TOP_LOGIC_OUTS_L_B9_3" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "CMT_TOP_LOGIC_OUTS_L_B9_4" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "CMT_TOP_LOGIC_OUTS_L_B9_5" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "CMT_TOP_LOGIC_OUTS_L_B9_6" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "CMT_TOP_LOGIC_OUTS_L_B9_7" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "CMT_TOP_LOGIC_OUTS_L_B9_8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "CMT_TOP_LOGIC_OUTS_L_B9_9" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "CMT_TOP_LOGIC_OUTS_L_B9_10" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "CMT_TOP_LOGIC_OUTS_L_B9_11" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "CMT_TOP_LOGIC_OUTS_L_B10_2" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "CMT_TOP_LOGIC_OUTS_L_B10_3" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "CMT_TOP_LOGIC_OUTS_L_B10_4" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "CMT_TOP_LOGIC_OUTS_L_B10_5" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "CMT_TOP_LOGIC_OUTS_L_B10_6" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "CMT_TOP_LOGIC_OUTS_L_B10_7" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "CMT_TOP_LOGIC_OUTS_L_B10_8" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "CMT_TOP_LOGIC_OUTS_L_B10_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "CMT_TOP_LOGIC_OUTS_L_B11_0" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "CMT_TOP_LOGIC_OUTS_L_B11_1" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "CMT_TOP_LOGIC_OUTS_L_B11_2" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "CMT_TOP_LOGIC_OUTS_L_B11_3" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "CMT_TOP_LOGIC_OUTS_L_B11_4" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "CMT_TOP_LOGIC_OUTS_L_B11_5" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "CMT_TOP_LOGIC_OUTS_L_B11_6" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "CMT_TOP_LOGIC_OUTS_L_B11_7" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "CMT_TOP_LOGIC_OUTS_L_B11_8" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "CMT_TOP_LOGIC_OUTS_L_B11_9" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "CMT_TOP_LOGIC_OUTS_L_B11_10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "CMT_TOP_LOGIC_OUTS_L_B11_11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "CMT_TOP_LOGIC_OUTS_L_B12_0" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "CMT_TOP_LOGIC_OUTS_L_B12_1" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "CMT_TOP_LOGIC_OUTS_L_B12_2" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "CMT_TOP_LOGIC_OUTS_L_B12_3" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "CMT_TOP_LOGIC_OUTS_L_B12_4" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "CMT_TOP_LOGIC_OUTS_L_B12_5" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "CMT_TOP_LOGIC_OUTS_L_B12_6" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "CMT_TOP_LOGIC_OUTS_L_B12_7" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "CMT_TOP_LOGIC_OUTS_L_B12_8" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "CMT_TOP_LOGIC_OUTS_L_B12_9" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "CMT_TOP_LOGIC_OUTS_L_B12_10" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "CMT_TOP_LOGIC_OUTS_L_B12_11" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "CMT_TOP_LOGIC_OUTS_L_B13_1" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "CMT_TOP_LOGIC_OUTS_L_B13_2" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "CMT_TOP_LOGIC_OUTS_L_B13_3" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "CMT_TOP_LOGIC_OUTS_L_B13_4" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "CMT_TOP_LOGIC_OUTS_L_B13_5" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "CMT_TOP_LOGIC_OUTS_L_B13_6" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "CMT_TOP_LOGIC_OUTS_L_B13_7" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "CMT_TOP_LOGIC_OUTS_L_B13_8" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "CMT_TOP_LOGIC_OUTS_L_B13_9" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "CMT_TOP_LOGIC_OUTS_L_B13_10" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "CMT_TOP_LOGIC_OUTS_L_B13_11" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "CMT_TOP_LOGIC_OUTS_L_B14_6" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "CMT_TOP_LOGIC_OUTS_L_B14_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "CMT_TOP_LOGIC_OUTS_L_B15_2" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "CMT_TOP_LOGIC_OUTS_L_B15_3" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "CMT_TOP_LOGIC_OUTS_L_B15_4" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "CMT_TOP_LOGIC_OUTS_L_B15_5" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "CMT_TOP_LOGIC_OUTS_L_B15_6" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "CMT_TOP_LOGIC_OUTS_L_B15_7" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "CMT_TOP_LOGIC_OUTS_L_B15_8" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "CMT_TOP_LOGIC_OUTS_L_B15_9" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "CMT_TOP_LOGIC_OUTS_L_B16_6" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "CMT_TOP_LOGIC_OUTS_L_B16_7" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "CMT_TOP_LOGIC_OUTS_L_B16_8" ], [ "CMT_FIFO_L_LOGIC_OUTS16_11", "CMT_TOP_LOGIC_OUTS_L_B16_11" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "CMT_TOP_LOGIC_OUTS_L_B17_2" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "CMT_TOP_LOGIC_OUTS_L_B17_3" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "CMT_TOP_LOGIC_OUTS_L_B17_4" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "CMT_TOP_LOGIC_OUTS_L_B17_5" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "CMT_TOP_LOGIC_OUTS_L_B17_6" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "CMT_TOP_LOGIC_OUTS_L_B17_7" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "CMT_TOP_LOGIC_OUTS_L_B17_8" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "CMT_TOP_LOGIC_OUTS_L_B17_9" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "CMT_TOP_LOGIC_OUTS_L_B18_2" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "CMT_TOP_LOGIC_OUTS_L_B18_3" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "CMT_TOP_LOGIC_OUTS_L_B18_4" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "CMT_TOP_LOGIC_OUTS_L_B18_5" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "CMT_TOP_LOGIC_OUTS_L_B18_6" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "CMT_TOP_LOGIC_OUTS_L_B18_7" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "CMT_TOP_LOGIC_OUTS_L_B18_8" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "CMT_TOP_LOGIC_OUTS_L_B18_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "CMT_TOP_LOGIC_OUTS_L_B19_1" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "CMT_TOP_LOGIC_OUTS_L_B19_2" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "CMT_TOP_LOGIC_OUTS_L_B19_3" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "CMT_TOP_LOGIC_OUTS_L_B19_4" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "CMT_TOP_LOGIC_OUTS_L_B19_5" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "CMT_TOP_LOGIC_OUTS_L_B19_6" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "CMT_TOP_LOGIC_OUTS_L_B19_7" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "CMT_TOP_LOGIC_OUTS_L_B19_8" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "CMT_TOP_LOGIC_OUTS_L_B19_9" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "CMT_TOP_LOGIC_OUTS_L_B19_10" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "CMT_TOP_LOGIC_OUTS_L_B19_11" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "CMT_TOP_LOGIC_OUTS_L_B20_1" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "CMT_TOP_LOGIC_OUTS_L_B20_2" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "CMT_TOP_LOGIC_OUTS_L_B20_3" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "CMT_TOP_LOGIC_OUTS_L_B20_4" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "CMT_TOP_LOGIC_OUTS_L_B20_5" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "CMT_TOP_LOGIC_OUTS_L_B20_6" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "CMT_TOP_LOGIC_OUTS_L_B20_7" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "CMT_TOP_LOGIC_OUTS_L_B20_8" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "CMT_TOP_LOGIC_OUTS_L_B20_9" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "CMT_TOP_LOGIC_OUTS_L_B20_10" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "CMT_TOP_LOGIC_OUTS_L_B20_11" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "CMT_TOP_LOGIC_OUTS_L_B21_2" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "CMT_TOP_LOGIC_OUTS_L_B21_3" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "CMT_TOP_LOGIC_OUTS_L_B21_4" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "CMT_TOP_LOGIC_OUTS_L_B21_5" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "CMT_TOP_LOGIC_OUTS_L_B21_6" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "CMT_TOP_LOGIC_OUTS_L_B21_7" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "CMT_TOP_LOGIC_OUTS_L_B21_9" ], [ "CMT_FIFO_L_LOGIC_OUTS21_11", "CMT_TOP_LOGIC_OUTS_L_B21_11" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "CMT_TOP_LOGIC_OUTS_L_B22_1" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "CMT_TOP_LOGIC_OUTS_L_B22_2" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "CMT_TOP_LOGIC_OUTS_L_B22_3" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "CMT_TOP_LOGIC_OUTS_L_B22_4" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "CMT_TOP_LOGIC_OUTS_L_B22_5" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "CMT_TOP_LOGIC_OUTS_L_B22_6" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "CMT_TOP_LOGIC_OUTS_L_B22_7" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "CMT_TOP_LOGIC_OUTS_L_B22_8" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "CMT_TOP_LOGIC_OUTS_L_B22_9" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "CMT_TOP_LOGIC_OUTS_L_B22_10" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "CMT_TOP_LOGIC_OUTS_L_B22_11" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "CMT_TOP_LOGIC_OUTS_L_B23_2" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "CMT_TOP_LOGIC_OUTS_L_B23_3" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "CMT_TOP_LOGIC_OUTS_L_B23_4" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "CMT_TOP_LOGIC_OUTS_L_B23_5" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "CMT_TOP_LOGIC_OUTS_L_B23_6" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "CMT_TOP_LOGIC_OUTS_L_B23_7" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "CMT_TOP_LOGIC_OUTS_L_B23_8" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "CMT_TOP_LOGIC_OUTS_L_B23_9" ], [ "CMT_FIFO_L_PHASER_RDCLK", "CMT_PLL_PHASER_RDCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_RDENABLE", "CMT_PLL_PHASER_RDENABLE_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRCLK", "CMT_PLL_PHASER_WRCLK_TOFIFO" ], [ "CMT_FIFO_L_PHASER_WRENABLE", "CMT_PLL_PHASER_WRENABLE_TOFIFO" ], [ "CMT_FIFO_MONITOR_N_0", "CMT_TOP_MONITOR_N_0" ], [ "CMT_FIFO_MONITOR_N_2", "CMT_TOP_MONITOR_N_2" ], [ "CMT_FIFO_MONITOR_N_4", "CMT_TOP_MONITOR_N_4" ], [ "CMT_FIFO_MONITOR_N_6", "CMT_TOP_MONITOR_N_6" ], [ "CMT_FIFO_MONITOR_N_8", "CMT_TOP_MONITOR_N_8" ], [ "CMT_FIFO_MONITOR_N_10", "CMT_TOP_MONITOR_N_10" ], [ "CMT_FIFO_MONITOR_P_0", "CMT_TOP_MONITOR_P_0" ], [ "CMT_FIFO_MONITOR_P_2", "CMT_TOP_MONITOR_P_2" ], [ "CMT_FIFO_MONITOR_P_4", "CMT_TOP_MONITOR_P_4" ], [ "CMT_FIFO_MONITOR_P_6", "CMT_TOP_MONITOR_P_6" ], [ "CMT_FIFO_MONITOR_P_8", "CMT_TOP_MONITOR_P_8" ], [ "CMT_FIFO_MONITOR_P_10", "CMT_TOP_MONITOR_P_10" ], [ "CMT_FIFO_NE2A0_0", "CMT_TOP_NE2A0_0" ], [ "CMT_FIFO_NE2A0_1", "CMT_TOP_NE2A0_1" ], [ "CMT_FIFO_NE2A0_2", "CMT_TOP_NE2A0_2" ], [ "CMT_FIFO_NE2A0_3", "CMT_TOP_NE2A0_3" ], [ "CMT_FIFO_NE2A0_4", "CMT_TOP_NE2A0_4" ], [ "CMT_FIFO_NE2A0_5", "CMT_TOP_NE2A0_5" ], [ "CMT_FIFO_NE2A0_6", "CMT_TOP_NE2A0_6" ], [ "CMT_FIFO_NE2A0_7", "CMT_TOP_NE2A0_7" ], [ "CMT_FIFO_NE2A0_8", "CMT_TOP_NE2A0_8" ], [ "CMT_FIFO_NE2A0_9", "CMT_TOP_NE2A0_9" ], [ "CMT_FIFO_NE2A0_10", "CMT_TOP_NE2A0_10" ], [ "CMT_FIFO_NE2A0_11", "CMT_TOP_NE2A0_11" ], [ "CMT_FIFO_NE2A1_0", "CMT_TOP_NE2A1_0" ], [ "CMT_FIFO_NE2A1_1", "CMT_TOP_NE2A1_1" ], [ "CMT_FIFO_NE2A1_2", "CMT_TOP_NE2A1_2" ], [ "CMT_FIFO_NE2A1_3", "CMT_TOP_NE2A1_3" ], [ "CMT_FIFO_NE2A1_4", "CMT_TOP_NE2A1_4" ], [ "CMT_FIFO_NE2A1_5", "CMT_TOP_NE2A1_5" ], [ "CMT_FIFO_NE2A1_6", "CMT_TOP_NE2A1_6" ], [ "CMT_FIFO_NE2A1_7", "CMT_TOP_NE2A1_7" ], [ "CMT_FIFO_NE2A1_8", "CMT_TOP_NE2A1_8" ], [ "CMT_FIFO_NE2A1_9", "CMT_TOP_NE2A1_9" ], [ "CMT_FIFO_NE2A1_10", "CMT_TOP_NE2A1_10" ], [ "CMT_FIFO_NE2A1_11", "CMT_TOP_NE2A1_11" ], [ "CMT_FIFO_NE2A2_0", "CMT_TOP_NE2A2_0" ], [ "CMT_FIFO_NE2A2_1", "CMT_TOP_NE2A2_1" ], [ "CMT_FIFO_NE2A2_2", "CMT_TOP_NE2A2_2" ], [ "CMT_FIFO_NE2A2_3", "CMT_TOP_NE2A2_3" ], [ "CMT_FIFO_NE2A2_4", "CMT_TOP_NE2A2_4" ], [ "CMT_FIFO_NE2A2_5", "CMT_TOP_NE2A2_5" ], [ "CMT_FIFO_NE2A2_6", "CMT_TOP_NE2A2_6" ], [ "CMT_FIFO_NE2A2_7", "CMT_TOP_NE2A2_7" ], [ "CMT_FIFO_NE2A2_8", "CMT_TOP_NE2A2_8" ], [ "CMT_FIFO_NE2A2_9", "CMT_TOP_NE2A2_9" ], [ "CMT_FIFO_NE2A2_10", "CMT_TOP_NE2A2_10" ], [ "CMT_FIFO_NE2A2_11", "CMT_TOP_NE2A2_11" ], [ "CMT_FIFO_NE2A3_0", "CMT_TOP_NE2A3_0" ], [ "CMT_FIFO_NE2A3_1", "CMT_TOP_NE2A3_1" ], [ "CMT_FIFO_NE2A3_2", "CMT_TOP_NE2A3_2" ], [ "CMT_FIFO_NE2A3_3", "CMT_TOP_NE2A3_3" ], [ "CMT_FIFO_NE2A3_4", "CMT_TOP_NE2A3_4" ], [ "CMT_FIFO_NE2A3_5", "CMT_TOP_NE2A3_5" ], [ "CMT_FIFO_NE2A3_6", "CMT_TOP_NE2A3_6" ], [ "CMT_FIFO_NE2A3_7", "CMT_TOP_NE2A3_7" ], [ "CMT_FIFO_NE2A3_8", "CMT_TOP_NE2A3_8" ], [ "CMT_FIFO_NE2A3_9", "CMT_TOP_NE2A3_9" ], [ "CMT_FIFO_NE2A3_10", "CMT_TOP_NE2A3_10" ], [ "CMT_FIFO_NE2A3_11", "CMT_TOP_NE2A3_11" ], [ "CMT_FIFO_NE4BEG0_0", "CMT_TOP_NE4BEG0_0" ], [ "CMT_FIFO_NE4BEG0_1", "CMT_TOP_NE4BEG0_1" ], [ "CMT_FIFO_NE4BEG0_2", "CMT_TOP_NE4BEG0_2" ], [ "CMT_FIFO_NE4BEG0_3", "CMT_TOP_NE4BEG0_3" ], [ "CMT_FIFO_NE4BEG0_4", "CMT_TOP_NE4BEG0_4" ], [ "CMT_FIFO_NE4BEG0_5", "CMT_TOP_NE4BEG0_5" ], [ "CMT_FIFO_NE4BEG0_6", "CMT_TOP_NE4BEG0_6" ], [ "CMT_FIFO_NE4BEG0_7", "CMT_TOP_NE4BEG0_7" ], [ "CMT_FIFO_NE4BEG0_8", "CMT_TOP_NE4BEG0_8" ], [ "CMT_FIFO_NE4BEG0_9", "CMT_TOP_NE4BEG0_9" ], [ "CMT_FIFO_NE4BEG0_10", "CMT_TOP_NE4BEG0_10" ], [ "CMT_FIFO_NE4BEG0_11", "CMT_TOP_NE4BEG0_11" ], [ "CMT_FIFO_NE4BEG1_0", "CMT_TOP_NE4BEG1_0" ], [ "CMT_FIFO_NE4BEG1_1", "CMT_TOP_NE4BEG1_1" ], [ "CMT_FIFO_NE4BEG1_2", "CMT_TOP_NE4BEG1_2" ], [ "CMT_FIFO_NE4BEG1_3", "CMT_TOP_NE4BEG1_3" ], [ "CMT_FIFO_NE4BEG1_4", "CMT_TOP_NE4BEG1_4" ], [ "CMT_FIFO_NE4BEG1_5", "CMT_TOP_NE4BEG1_5" ], [ "CMT_FIFO_NE4BEG1_6", "CMT_TOP_NE4BEG1_6" ], [ "CMT_FIFO_NE4BEG1_7", "CMT_TOP_NE4BEG1_7" ], [ "CMT_FIFO_NE4BEG1_8", "CMT_TOP_NE4BEG1_8" ], [ "CMT_FIFO_NE4BEG1_9", "CMT_TOP_NE4BEG1_9" ], [ "CMT_FIFO_NE4BEG1_10", "CMT_TOP_NE4BEG1_10" ], [ "CMT_FIFO_NE4BEG1_11", "CMT_TOP_NE4BEG1_11" ], [ "CMT_FIFO_NE4BEG2_0", "CMT_TOP_NE4BEG2_0" ], [ "CMT_FIFO_NE4BEG2_1", "CMT_TOP_NE4BEG2_1" ], [ "CMT_FIFO_NE4BEG2_2", "CMT_TOP_NE4BEG2_2" ], [ "CMT_FIFO_NE4BEG2_3", "CMT_TOP_NE4BEG2_3" ], [ "CMT_FIFO_NE4BEG2_4", "CMT_TOP_NE4BEG2_4" ], [ "CMT_FIFO_NE4BEG2_5", "CMT_TOP_NE4BEG2_5" ], [ "CMT_FIFO_NE4BEG2_6", "CMT_TOP_NE4BEG2_6" ], [ "CMT_FIFO_NE4BEG2_7", "CMT_TOP_NE4BEG2_7" ], [ "CMT_FIFO_NE4BEG2_8", "CMT_TOP_NE4BEG2_8" ], [ "CMT_FIFO_NE4BEG2_9", "CMT_TOP_NE4BEG2_9" ], [ "CMT_FIFO_NE4BEG2_10", "CMT_TOP_NE4BEG2_10" ], [ "CMT_FIFO_NE4BEG2_11", "CMT_TOP_NE4BEG2_11" ], [ "CMT_FIFO_NE4BEG3_0", "CMT_TOP_NE4BEG3_0" ], [ "CMT_FIFO_NE4BEG3_1", "CMT_TOP_NE4BEG3_1" ], [ "CMT_FIFO_NE4BEG3_2", "CMT_TOP_NE4BEG3_2" ], [ "CMT_FIFO_NE4BEG3_3", "CMT_TOP_NE4BEG3_3" ], [ "CMT_FIFO_NE4BEG3_4", "CMT_TOP_NE4BEG3_4" ], [ "CMT_FIFO_NE4BEG3_5", "CMT_TOP_NE4BEG3_5" ], [ "CMT_FIFO_NE4BEG3_6", "CMT_TOP_NE4BEG3_6" ], [ "CMT_FIFO_NE4BEG3_7", "CMT_TOP_NE4BEG3_7" ], [ "CMT_FIFO_NE4BEG3_8", "CMT_TOP_NE4BEG3_8" ], [ "CMT_FIFO_NE4BEG3_9", "CMT_TOP_NE4BEG3_9" ], [ "CMT_FIFO_NE4BEG3_10", "CMT_TOP_NE4BEG3_10" ], [ "CMT_FIFO_NE4BEG3_11", "CMT_TOP_NE4BEG3_11" ], [ "CMT_FIFO_NE4C0_0", "CMT_TOP_NE4C0_0" ], [ "CMT_FIFO_NE4C0_1", "CMT_TOP_NE4C0_1" ], [ "CMT_FIFO_NE4C0_2", "CMT_TOP_NE4C0_2" ], [ "CMT_FIFO_NE4C0_3", "CMT_TOP_NE4C0_3" ], [ "CMT_FIFO_NE4C0_4", "CMT_TOP_NE4C0_4" ], [ "CMT_FIFO_NE4C0_5", "CMT_TOP_NE4C0_5" ], [ "CMT_FIFO_NE4C0_6", "CMT_TOP_NE4C0_6" ], [ "CMT_FIFO_NE4C0_7", "CMT_TOP_NE4C0_7" ], [ "CMT_FIFO_NE4C0_8", "CMT_TOP_NE4C0_8" ], [ "CMT_FIFO_NE4C0_9", "CMT_TOP_NE4C0_9" ], [ "CMT_FIFO_NE4C0_10", "CMT_TOP_NE4C0_10" ], [ "CMT_FIFO_NE4C0_11", "CMT_TOP_NE4C0_11" ], [ "CMT_FIFO_NE4C1_0", "CMT_TOP_NE4C1_0" ], [ "CMT_FIFO_NE4C1_1", "CMT_TOP_NE4C1_1" ], [ "CMT_FIFO_NE4C1_2", "CMT_TOP_NE4C1_2" ], [ "CMT_FIFO_NE4C1_3", "CMT_TOP_NE4C1_3" ], [ "CMT_FIFO_NE4C1_4", "CMT_TOP_NE4C1_4" ], [ "CMT_FIFO_NE4C1_5", "CMT_TOP_NE4C1_5" ], [ "CMT_FIFO_NE4C1_6", "CMT_TOP_NE4C1_6" ], [ "CMT_FIFO_NE4C1_7", "CMT_TOP_NE4C1_7" ], [ "CMT_FIFO_NE4C1_8", "CMT_TOP_NE4C1_8" ], [ "CMT_FIFO_NE4C1_9", "CMT_TOP_NE4C1_9" ], [ "CMT_FIFO_NE4C1_10", "CMT_TOP_NE4C1_10" ], [ "CMT_FIFO_NE4C1_11", "CMT_TOP_NE4C1_11" ], [ "CMT_FIFO_NE4C2_0", "CMT_TOP_NE4C2_0" ], [ "CMT_FIFO_NE4C2_1", "CMT_TOP_NE4C2_1" ], [ "CMT_FIFO_NE4C2_2", "CMT_TOP_NE4C2_2" ], [ "CMT_FIFO_NE4C2_3", "CMT_TOP_NE4C2_3" ], [ "CMT_FIFO_NE4C2_4", "CMT_TOP_NE4C2_4" ], [ "CMT_FIFO_NE4C2_5", "CMT_TOP_NE4C2_5" ], [ "CMT_FIFO_NE4C2_6", "CMT_TOP_NE4C2_6" ], [ "CMT_FIFO_NE4C2_7", "CMT_TOP_NE4C2_7" ], [ "CMT_FIFO_NE4C2_8", "CMT_TOP_NE4C2_8" ], [ "CMT_FIFO_NE4C2_9", "CMT_TOP_NE4C2_9" ], [ "CMT_FIFO_NE4C2_10", "CMT_TOP_NE4C2_10" ], [ "CMT_FIFO_NE4C2_11", "CMT_TOP_NE4C2_11" ], [ "CMT_FIFO_NE4C3_0", "CMT_TOP_NE4C3_0" ], [ "CMT_FIFO_NE4C3_1", "CMT_TOP_NE4C3_1" ], [ "CMT_FIFO_NE4C3_2", "CMT_TOP_NE4C3_2" ], [ "CMT_FIFO_NE4C3_3", "CMT_TOP_NE4C3_3" ], [ "CMT_FIFO_NE4C3_4", "CMT_TOP_NE4C3_4" ], [ "CMT_FIFO_NE4C3_5", "CMT_TOP_NE4C3_5" ], [ "CMT_FIFO_NE4C3_6", "CMT_TOP_NE4C3_6" ], [ "CMT_FIFO_NE4C3_7", "CMT_TOP_NE4C3_7" ], [ "CMT_FIFO_NE4C3_8", "CMT_TOP_NE4C3_8" ], [ "CMT_FIFO_NE4C3_9", "CMT_TOP_NE4C3_9" ], [ "CMT_FIFO_NE4C3_10", "CMT_TOP_NE4C3_10" ], [ "CMT_FIFO_NE4C3_11", "CMT_TOP_NE4C3_11" ], [ "CMT_FIFO_NW2A0_0", "CMT_TOP_NW2A0_0" ], [ "CMT_FIFO_NW2A0_1", "CMT_TOP_NW2A0_1" ], [ "CMT_FIFO_NW2A0_2", "CMT_TOP_NW2A0_2" ], [ "CMT_FIFO_NW2A0_3", "CMT_TOP_NW2A0_3" ], [ "CMT_FIFO_NW2A0_4", "CMT_TOP_NW2A0_4" ], [ "CMT_FIFO_NW2A0_5", "CMT_TOP_NW2A0_5" ], [ "CMT_FIFO_NW2A0_6", "CMT_TOP_NW2A0_6" ], [ "CMT_FIFO_NW2A0_7", "CMT_TOP_NW2A0_7" ], [ "CMT_FIFO_NW2A0_8", "CMT_TOP_NW2A0_8" ], [ "CMT_FIFO_NW2A0_9", "CMT_TOP_NW2A0_9" ], [ "CMT_FIFO_NW2A0_10", "CMT_TOP_NW2A0_10" ], [ "CMT_FIFO_NW2A0_11", "CMT_TOP_NW2A0_11" ], [ "CMT_FIFO_NW2A1_0", "CMT_TOP_NW2A1_0" ], [ "CMT_FIFO_NW2A1_1", "CMT_TOP_NW2A1_1" ], [ "CMT_FIFO_NW2A1_2", "CMT_TOP_NW2A1_2" ], [ "CMT_FIFO_NW2A1_3", "CMT_TOP_NW2A1_3" ], [ "CMT_FIFO_NW2A1_4", "CMT_TOP_NW2A1_4" ], [ "CMT_FIFO_NW2A1_5", "CMT_TOP_NW2A1_5" ], [ "CMT_FIFO_NW2A1_6", "CMT_TOP_NW2A1_6" ], [ "CMT_FIFO_NW2A1_7", "CMT_TOP_NW2A1_7" ], [ "CMT_FIFO_NW2A1_8", "CMT_TOP_NW2A1_8" ], [ "CMT_FIFO_NW2A1_9", "CMT_TOP_NW2A1_9" ], [ "CMT_FIFO_NW2A1_10", "CMT_TOP_NW2A1_10" ], [ "CMT_FIFO_NW2A1_11", "CMT_TOP_NW2A1_11" ], [ "CMT_FIFO_NW2A2_0", "CMT_TOP_NW2A2_0" ], [ "CMT_FIFO_NW2A2_1", "CMT_TOP_NW2A2_1" ], [ "CMT_FIFO_NW2A2_2", "CMT_TOP_NW2A2_2" ], [ "CMT_FIFO_NW2A2_3", "CMT_TOP_NW2A2_3" ], [ "CMT_FIFO_NW2A2_4", "CMT_TOP_NW2A2_4" ], [ "CMT_FIFO_NW2A2_5", "CMT_TOP_NW2A2_5" ], [ "CMT_FIFO_NW2A2_6", "CMT_TOP_NW2A2_6" ], [ "CMT_FIFO_NW2A2_7", "CMT_TOP_NW2A2_7" ], [ "CMT_FIFO_NW2A2_8", "CMT_TOP_NW2A2_8" ], [ "CMT_FIFO_NW2A2_9", "CMT_TOP_NW2A2_9" ], [ "CMT_FIFO_NW2A2_10", "CMT_TOP_NW2A2_10" ], [ "CMT_FIFO_NW2A2_11", "CMT_TOP_NW2A2_11" ], [ "CMT_FIFO_NW2A3_0", "CMT_TOP_NW2A3_0" ], [ "CMT_FIFO_NW2A3_1", "CMT_TOP_NW2A3_1" ], [ "CMT_FIFO_NW2A3_2", "CMT_TOP_NW2A3_2" ], [ "CMT_FIFO_NW2A3_3", "CMT_TOP_NW2A3_3" ], [ "CMT_FIFO_NW2A3_4", "CMT_TOP_NW2A3_4" ], [ "CMT_FIFO_NW2A3_5", "CMT_TOP_NW2A3_5" ], [ "CMT_FIFO_NW2A3_6", "CMT_TOP_NW2A3_6" ], [ "CMT_FIFO_NW2A3_7", "CMT_TOP_NW2A3_7" ], [ "CMT_FIFO_NW2A3_8", "CMT_TOP_NW2A3_8" ], [ "CMT_FIFO_NW2A3_9", "CMT_TOP_NW2A3_9" ], [ "CMT_FIFO_NW2A3_10", "CMT_TOP_NW2A3_10" ], [ "CMT_FIFO_NW2A3_11", "CMT_TOP_NW2A3_11" ], [ "CMT_FIFO_NW4A0_0", "CMT_TOP_NW4A0_0" ], [ "CMT_FIFO_NW4A0_1", "CMT_TOP_NW4A0_1" ], [ "CMT_FIFO_NW4A0_2", "CMT_TOP_NW4A0_2" ], [ "CMT_FIFO_NW4A0_3", "CMT_TOP_NW4A0_3" ], [ "CMT_FIFO_NW4A0_4", "CMT_TOP_NW4A0_4" ], [ "CMT_FIFO_NW4A0_5", "CMT_TOP_NW4A0_5" ], [ "CMT_FIFO_NW4A0_6", "CMT_TOP_NW4A0_6" ], [ "CMT_FIFO_NW4A0_7", "CMT_TOP_NW4A0_7" ], [ "CMT_FIFO_NW4A0_8", "CMT_TOP_NW4A0_8" ], [ "CMT_FIFO_NW4A0_9", "CMT_TOP_NW4A0_9" ], [ "CMT_FIFO_NW4A0_10", "CMT_TOP_NW4A0_10" ], [ "CMT_FIFO_NW4A0_11", "CMT_TOP_NW4A0_11" ], [ "CMT_FIFO_NW4A1_0", "CMT_TOP_NW4A1_0" ], [ "CMT_FIFO_NW4A1_1", "CMT_TOP_NW4A1_1" ], [ "CMT_FIFO_NW4A1_2", "CMT_TOP_NW4A1_2" ], [ "CMT_FIFO_NW4A1_3", "CMT_TOP_NW4A1_3" ], [ "CMT_FIFO_NW4A1_4", "CMT_TOP_NW4A1_4" ], [ "CMT_FIFO_NW4A1_5", "CMT_TOP_NW4A1_5" ], [ "CMT_FIFO_NW4A1_6", "CMT_TOP_NW4A1_6" ], [ "CMT_FIFO_NW4A1_7", "CMT_TOP_NW4A1_7" ], [ "CMT_FIFO_NW4A1_8", "CMT_TOP_NW4A1_8" ], [ "CMT_FIFO_NW4A1_9", "CMT_TOP_NW4A1_9" ], [ "CMT_FIFO_NW4A1_10", "CMT_TOP_NW4A1_10" ], [ "CMT_FIFO_NW4A1_11", "CMT_TOP_NW4A1_11" ], [ "CMT_FIFO_NW4A2_0", "CMT_TOP_NW4A2_0" ], [ "CMT_FIFO_NW4A2_1", "CMT_TOP_NW4A2_1" ], [ "CMT_FIFO_NW4A2_2", "CMT_TOP_NW4A2_2" ], [ "CMT_FIFO_NW4A2_3", "CMT_TOP_NW4A2_3" ], [ "CMT_FIFO_NW4A2_4", "CMT_TOP_NW4A2_4" ], [ "CMT_FIFO_NW4A2_5", "CMT_TOP_NW4A2_5" ], [ "CMT_FIFO_NW4A2_6", "CMT_TOP_NW4A2_6" ], [ "CMT_FIFO_NW4A2_7", "CMT_TOP_NW4A2_7" ], [ "CMT_FIFO_NW4A2_8", "CMT_TOP_NW4A2_8" ], [ "CMT_FIFO_NW4A2_9", "CMT_TOP_NW4A2_9" ], [ "CMT_FIFO_NW4A2_10", "CMT_TOP_NW4A2_10" ], [ "CMT_FIFO_NW4A2_11", "CMT_TOP_NW4A2_11" ], [ "CMT_FIFO_NW4A3_0", "CMT_TOP_NW4A3_0" ], [ "CMT_FIFO_NW4A3_1", "CMT_TOP_NW4A3_1" ], [ "CMT_FIFO_NW4A3_2", "CMT_TOP_NW4A3_2" ], [ "CMT_FIFO_NW4A3_3", "CMT_TOP_NW4A3_3" ], [ "CMT_FIFO_NW4A3_4", "CMT_TOP_NW4A3_4" ], [ "CMT_FIFO_NW4A3_5", "CMT_TOP_NW4A3_5" ], [ "CMT_FIFO_NW4A3_6", "CMT_TOP_NW4A3_6" ], [ "CMT_FIFO_NW4A3_7", "CMT_TOP_NW4A3_7" ], [ "CMT_FIFO_NW4A3_8", "CMT_TOP_NW4A3_8" ], [ "CMT_FIFO_NW4A3_9", "CMT_TOP_NW4A3_9" ], [ "CMT_FIFO_NW4A3_10", "CMT_TOP_NW4A3_10" ], [ "CMT_FIFO_NW4A3_11", "CMT_TOP_NW4A3_11" ], [ "CMT_FIFO_NW4END0_0", "CMT_TOP_NW4END0_0" ], [ "CMT_FIFO_NW4END0_1", "CMT_TOP_NW4END0_1" ], [ "CMT_FIFO_NW4END0_2", "CMT_TOP_NW4END0_2" ], [ "CMT_FIFO_NW4END0_3", "CMT_TOP_NW4END0_3" ], [ "CMT_FIFO_NW4END0_4", "CMT_TOP_NW4END0_4" ], [ "CMT_FIFO_NW4END0_5", "CMT_TOP_NW4END0_5" ], [ "CMT_FIFO_NW4END0_6", "CMT_TOP_NW4END0_6" ], [ "CMT_FIFO_NW4END0_7", "CMT_TOP_NW4END0_7" ], [ "CMT_FIFO_NW4END0_8", "CMT_TOP_NW4END0_8" ], [ "CMT_FIFO_NW4END0_9", "CMT_TOP_NW4END0_9" ], [ "CMT_FIFO_NW4END0_10", "CMT_TOP_NW4END0_10" ], [ "CMT_FIFO_NW4END0_11", "CMT_TOP_NW4END0_11" ], [ "CMT_FIFO_NW4END1_0", "CMT_TOP_NW4END1_0" ], [ "CMT_FIFO_NW4END1_1", "CMT_TOP_NW4END1_1" ], [ "CMT_FIFO_NW4END1_2", "CMT_TOP_NW4END1_2" ], [ "CMT_FIFO_NW4END1_3", "CMT_TOP_NW4END1_3" ], [ "CMT_FIFO_NW4END1_4", "CMT_TOP_NW4END1_4" ], [ "CMT_FIFO_NW4END1_5", "CMT_TOP_NW4END1_5" ], [ "CMT_FIFO_NW4END1_6", "CMT_TOP_NW4END1_6" ], [ "CMT_FIFO_NW4END1_7", "CMT_TOP_NW4END1_7" ], [ "CMT_FIFO_NW4END1_8", "CMT_TOP_NW4END1_8" ], [ "CMT_FIFO_NW4END1_9", "CMT_TOP_NW4END1_9" ], [ "CMT_FIFO_NW4END1_10", "CMT_TOP_NW4END1_10" ], [ "CMT_FIFO_NW4END1_11", "CMT_TOP_NW4END1_11" ], [ "CMT_FIFO_NW4END2_0", "CMT_TOP_NW4END2_0" ], [ "CMT_FIFO_NW4END2_1", "CMT_TOP_NW4END2_1" ], [ "CMT_FIFO_NW4END2_2", "CMT_TOP_NW4END2_2" ], [ "CMT_FIFO_NW4END2_3", "CMT_TOP_NW4END2_3" ], [ "CMT_FIFO_NW4END2_4", "CMT_TOP_NW4END2_4" ], [ "CMT_FIFO_NW4END2_5", "CMT_TOP_NW4END2_5" ], [ "CMT_FIFO_NW4END2_6", "CMT_TOP_NW4END2_6" ], [ "CMT_FIFO_NW4END2_7", "CMT_TOP_NW4END2_7" ], [ "CMT_FIFO_NW4END2_8", "CMT_TOP_NW4END2_8" ], [ "CMT_FIFO_NW4END2_9", "CMT_TOP_NW4END2_9" ], [ "CMT_FIFO_NW4END2_10", "CMT_TOP_NW4END2_10" ], [ "CMT_FIFO_NW4END2_11", "CMT_TOP_NW4END2_11" ], [ "CMT_FIFO_NW4END3_0", "CMT_TOP_NW4END3_0" ], [ "CMT_FIFO_NW4END3_1", "CMT_TOP_NW4END3_1" ], [ "CMT_FIFO_NW4END3_2", "CMT_TOP_NW4END3_2" ], [ "CMT_FIFO_NW4END3_3", "CMT_TOP_NW4END3_3" ], [ "CMT_FIFO_NW4END3_4", "CMT_TOP_NW4END3_4" ], [ "CMT_FIFO_NW4END3_5", "CMT_TOP_NW4END3_5" ], [ "CMT_FIFO_NW4END3_6", "CMT_TOP_NW4END3_6" ], [ "CMT_FIFO_NW4END3_7", "CMT_TOP_NW4END3_7" ], [ "CMT_FIFO_NW4END3_8", "CMT_TOP_NW4END3_8" ], [ "CMT_FIFO_NW4END3_9", "CMT_TOP_NW4END3_9" ], [ "CMT_FIFO_NW4END3_10", "CMT_TOP_NW4END3_10" ], [ "CMT_FIFO_NW4END3_11", "CMT_TOP_NW4END3_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "CMT_TOP_ICLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "CMT_TOP_ICLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "CMT_TOP_ICLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "CMT_TOP_ICLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "CMT_TOP_ICLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "CMT_TOP_ICLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "CMT_TOP_ICLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "CMT_TOP_ICLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "CMT_TOP_ICLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "CMT_TOP_ICLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "CMT_TOP_ICLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "CMT_TOP_ICLKDIV_11" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "CMT_TOP_ICLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "CMT_TOP_ICLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "CMT_TOP_ICLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "CMT_TOP_ICLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "CMT_TOP_ICLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "CMT_TOP_ICLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "CMT_TOP_ICLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "CMT_TOP_ICLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "CMT_TOP_ICLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "CMT_TOP_ICLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "CMT_TOP_ICLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "CMT_TOP_ICLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "CMT_TOP_OCLK_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "CMT_TOP_OCLK_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "CMT_TOP_OCLK_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "CMT_TOP_OCLK_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "CMT_TOP_OCLK_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "CMT_TOP_OCLK_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "CMT_TOP_OCLK_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "CMT_TOP_OCLK_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "CMT_TOP_OCLK_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "CMT_TOP_OCLK_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "CMT_TOP_OCLK_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "CMT_TOP_OCLK_11" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "CMT_TOP_OCLK1X_90_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "CMT_TOP_OCLKDIV_0" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "CMT_TOP_OCLKDIV_1" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "CMT_TOP_OCLKDIV_2" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "CMT_TOP_OCLKDIV_3" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "CMT_TOP_OCLKDIV_4" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "CMT_TOP_OCLKDIV_5" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "CMT_TOP_OCLKDIV_6" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "CMT_TOP_OCLKDIV_7" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "CMT_TOP_OCLKDIV_8" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "CMT_TOP_OCLKDIV_9" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "CMT_TOP_OCLKDIV_10" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "CMT_TOP_OCLKDIV_11" ], [ "CMT_FIFO_SE2A0_0", "CMT_TOP_SE2A0_0" ], [ "CMT_FIFO_SE2A0_1", "CMT_TOP_SE2A0_1" ], [ "CMT_FIFO_SE2A0_2", "CMT_TOP_SE2A0_2" ], [ "CMT_FIFO_SE2A0_3", "CMT_TOP_SE2A0_3" ], [ "CMT_FIFO_SE2A0_4", "CMT_TOP_SE2A0_4" ], [ "CMT_FIFO_SE2A0_5", "CMT_TOP_SE2A0_5" ], [ "CMT_FIFO_SE2A0_6", "CMT_TOP_SE2A0_6" ], [ "CMT_FIFO_SE2A0_7", "CMT_TOP_SE2A0_7" ], [ "CMT_FIFO_SE2A0_8", "CMT_TOP_SE2A0_8" ], [ "CMT_FIFO_SE2A0_9", "CMT_TOP_SE2A0_9" ], [ "CMT_FIFO_SE2A0_10", "CMT_TOP_SE2A0_10" ], [ "CMT_FIFO_SE2A0_11", "CMT_TOP_SE2A0_11" ], [ "CMT_FIFO_SE2A1_0", "CMT_TOP_SE2A1_0" ], [ "CMT_FIFO_SE2A1_1", "CMT_TOP_SE2A1_1" ], [ "CMT_FIFO_SE2A1_2", "CMT_TOP_SE2A1_2" ], [ "CMT_FIFO_SE2A1_3", "CMT_TOP_SE2A1_3" ], [ "CMT_FIFO_SE2A1_4", "CMT_TOP_SE2A1_4" ], [ "CMT_FIFO_SE2A1_5", "CMT_TOP_SE2A1_5" ], [ "CMT_FIFO_SE2A1_6", "CMT_TOP_SE2A1_6" ], [ "CMT_FIFO_SE2A1_7", "CMT_TOP_SE2A1_7" ], [ "CMT_FIFO_SE2A1_8", "CMT_TOP_SE2A1_8" ], [ "CMT_FIFO_SE2A1_9", "CMT_TOP_SE2A1_9" ], [ "CMT_FIFO_SE2A1_10", "CMT_TOP_SE2A1_10" ], [ "CMT_FIFO_SE2A1_11", "CMT_TOP_SE2A1_11" ], [ "CMT_FIFO_SE2A2_0", "CMT_TOP_SE2A2_0" ], [ "CMT_FIFO_SE2A2_1", "CMT_TOP_SE2A2_1" ], [ "CMT_FIFO_SE2A2_2", "CMT_TOP_SE2A2_2" ], [ "CMT_FIFO_SE2A2_3", "CMT_TOP_SE2A2_3" ], [ "CMT_FIFO_SE2A2_4", "CMT_TOP_SE2A2_4" ], [ "CMT_FIFO_SE2A2_5", "CMT_TOP_SE2A2_5" ], [ "CMT_FIFO_SE2A2_6", "CMT_TOP_SE2A2_6" ], [ "CMT_FIFO_SE2A2_7", "CMT_TOP_SE2A2_7" ], [ "CMT_FIFO_SE2A2_8", "CMT_TOP_SE2A2_8" ], [ "CMT_FIFO_SE2A2_9", "CMT_TOP_SE2A2_9" ], [ "CMT_FIFO_SE2A2_10", "CMT_TOP_SE2A2_10" ], [ "CMT_FIFO_SE2A2_11", "CMT_TOP_SE2A2_11" ], [ "CMT_FIFO_SE2A3_0", "CMT_TOP_SE2A3_0" ], [ "CMT_FIFO_SE2A3_1", "CMT_TOP_SE2A3_1" ], [ "CMT_FIFO_SE2A3_2", "CMT_TOP_SE2A3_2" ], [ "CMT_FIFO_SE2A3_3", "CMT_TOP_SE2A3_3" ], [ "CMT_FIFO_SE2A3_4", "CMT_TOP_SE2A3_4" ], [ "CMT_FIFO_SE2A3_5", "CMT_TOP_SE2A3_5" ], [ "CMT_FIFO_SE2A3_6", "CMT_TOP_SE2A3_6" ], [ "CMT_FIFO_SE2A3_7", "CMT_TOP_SE2A3_7" ], [ "CMT_FIFO_SE2A3_8", "CMT_TOP_SE2A3_8" ], [ "CMT_FIFO_SE2A3_9", "CMT_TOP_SE2A3_9" ], [ "CMT_FIFO_SE2A3_10", "CMT_TOP_SE2A3_10" ], [ "CMT_FIFO_SE2A3_11", "CMT_TOP_SE2A3_11" ], [ "CMT_FIFO_SE4BEG0_0", "CMT_TOP_SE4BEG0_0" ], [ "CMT_FIFO_SE4BEG0_1", "CMT_TOP_SE4BEG0_1" ], [ "CMT_FIFO_SE4BEG0_2", "CMT_TOP_SE4BEG0_2" ], [ "CMT_FIFO_SE4BEG0_3", "CMT_TOP_SE4BEG0_3" ], [ "CMT_FIFO_SE4BEG0_4", "CMT_TOP_SE4BEG0_4" ], [ "CMT_FIFO_SE4BEG0_5", "CMT_TOP_SE4BEG0_5" ], [ "CMT_FIFO_SE4BEG0_6", "CMT_TOP_SE4BEG0_6" ], [ "CMT_FIFO_SE4BEG0_7", "CMT_TOP_SE4BEG0_7" ], [ "CMT_FIFO_SE4BEG0_8", "CMT_TOP_SE4BEG0_8" ], [ "CMT_FIFO_SE4BEG0_9", "CMT_TOP_SE4BEG0_9" ], [ "CMT_FIFO_SE4BEG0_10", "CMT_TOP_SE4BEG0_10" ], [ "CMT_FIFO_SE4BEG0_11", "CMT_TOP_SE4BEG0_11" ], [ "CMT_FIFO_SE4BEG1_0", "CMT_TOP_SE4BEG1_0" ], [ "CMT_FIFO_SE4BEG1_1", "CMT_TOP_SE4BEG1_1" ], [ "CMT_FIFO_SE4BEG1_2", "CMT_TOP_SE4BEG1_2" ], [ "CMT_FIFO_SE4BEG1_3", "CMT_TOP_SE4BEG1_3" ], [ "CMT_FIFO_SE4BEG1_4", "CMT_TOP_SE4BEG1_4" ], [ "CMT_FIFO_SE4BEG1_5", "CMT_TOP_SE4BEG1_5" ], [ "CMT_FIFO_SE4BEG1_6", "CMT_TOP_SE4BEG1_6" ], [ "CMT_FIFO_SE4BEG1_7", "CMT_TOP_SE4BEG1_7" ], [ "CMT_FIFO_SE4BEG1_8", "CMT_TOP_SE4BEG1_8" ], [ "CMT_FIFO_SE4BEG1_9", "CMT_TOP_SE4BEG1_9" ], [ "CMT_FIFO_SE4BEG1_10", "CMT_TOP_SE4BEG1_10" ], [ "CMT_FIFO_SE4BEG1_11", "CMT_TOP_SE4BEG1_11" ], [ "CMT_FIFO_SE4BEG2_0", "CMT_TOP_SE4BEG2_0" ], [ "CMT_FIFO_SE4BEG2_1", "CMT_TOP_SE4BEG2_1" ], [ "CMT_FIFO_SE4BEG2_2", "CMT_TOP_SE4BEG2_2" ], [ "CMT_FIFO_SE4BEG2_3", "CMT_TOP_SE4BEG2_3" ], [ "CMT_FIFO_SE4BEG2_4", "CMT_TOP_SE4BEG2_4" ], [ "CMT_FIFO_SE4BEG2_5", "CMT_TOP_SE4BEG2_5" ], [ "CMT_FIFO_SE4BEG2_6", "CMT_TOP_SE4BEG2_6" ], [ "CMT_FIFO_SE4BEG2_7", "CMT_TOP_SE4BEG2_7" ], [ "CMT_FIFO_SE4BEG2_8", "CMT_TOP_SE4BEG2_8" ], [ "CMT_FIFO_SE4BEG2_9", "CMT_TOP_SE4BEG2_9" ], [ "CMT_FIFO_SE4BEG2_10", "CMT_TOP_SE4BEG2_10" ], [ "CMT_FIFO_SE4BEG2_11", "CMT_TOP_SE4BEG2_11" ], [ "CMT_FIFO_SE4BEG3_0", "CMT_TOP_SE4BEG3_0" ], [ "CMT_FIFO_SE4BEG3_1", "CMT_TOP_SE4BEG3_1" ], [ "CMT_FIFO_SE4BEG3_2", "CMT_TOP_SE4BEG3_2" ], [ "CMT_FIFO_SE4BEG3_3", "CMT_TOP_SE4BEG3_3" ], [ "CMT_FIFO_SE4BEG3_4", "CMT_TOP_SE4BEG3_4" ], [ "CMT_FIFO_SE4BEG3_5", "CMT_TOP_SE4BEG3_5" ], [ "CMT_FIFO_SE4BEG3_6", "CMT_TOP_SE4BEG3_6" ], [ "CMT_FIFO_SE4BEG3_7", "CMT_TOP_SE4BEG3_7" ], [ "CMT_FIFO_SE4BEG3_8", "CMT_TOP_SE4BEG3_8" ], [ "CMT_FIFO_SE4BEG3_9", "CMT_TOP_SE4BEG3_9" ], [ "CMT_FIFO_SE4BEG3_10", "CMT_TOP_SE4BEG3_10" ], [ "CMT_FIFO_SE4BEG3_11", "CMT_TOP_SE4BEG3_11" ], [ "CMT_FIFO_SE4C0_0", "CMT_TOP_SE4C0_0" ], [ "CMT_FIFO_SE4C0_1", "CMT_TOP_SE4C0_1" ], [ "CMT_FIFO_SE4C0_2", "CMT_TOP_SE4C0_2" ], [ "CMT_FIFO_SE4C0_3", "CMT_TOP_SE4C0_3" ], [ "CMT_FIFO_SE4C0_4", "CMT_TOP_SE4C0_4" ], [ "CMT_FIFO_SE4C0_5", "CMT_TOP_SE4C0_5" ], [ "CMT_FIFO_SE4C0_6", "CMT_TOP_SE4C0_6" ], [ "CMT_FIFO_SE4C0_7", "CMT_TOP_SE4C0_7" ], [ "CMT_FIFO_SE4C0_8", "CMT_TOP_SE4C0_8" ], [ "CMT_FIFO_SE4C0_9", "CMT_TOP_SE4C0_9" ], [ "CMT_FIFO_SE4C0_10", "CMT_TOP_SE4C0_10" ], [ "CMT_FIFO_SE4C0_11", "CMT_TOP_SE4C0_11" ], [ "CMT_FIFO_SE4C1_0", "CMT_TOP_SE4C1_0" ], [ "CMT_FIFO_SE4C1_1", "CMT_TOP_SE4C1_1" ], [ "CMT_FIFO_SE4C1_2", "CMT_TOP_SE4C1_2" ], [ "CMT_FIFO_SE4C1_3", "CMT_TOP_SE4C1_3" ], [ "CMT_FIFO_SE4C1_4", "CMT_TOP_SE4C1_4" ], [ "CMT_FIFO_SE4C1_5", "CMT_TOP_SE4C1_5" ], [ "CMT_FIFO_SE4C1_6", "CMT_TOP_SE4C1_6" ], [ "CMT_FIFO_SE4C1_7", "CMT_TOP_SE4C1_7" ], [ "CMT_FIFO_SE4C1_8", "CMT_TOP_SE4C1_8" ], [ "CMT_FIFO_SE4C1_9", "CMT_TOP_SE4C1_9" ], [ "CMT_FIFO_SE4C1_10", "CMT_TOP_SE4C1_10" ], [ "CMT_FIFO_SE4C1_11", "CMT_TOP_SE4C1_11" ], [ "CMT_FIFO_SE4C2_0", "CMT_TOP_SE4C2_0" ], [ "CMT_FIFO_SE4C2_1", "CMT_TOP_SE4C2_1" ], [ "CMT_FIFO_SE4C2_2", "CMT_TOP_SE4C2_2" ], [ "CMT_FIFO_SE4C2_3", "CMT_TOP_SE4C2_3" ], [ "CMT_FIFO_SE4C2_4", "CMT_TOP_SE4C2_4" ], [ "CMT_FIFO_SE4C2_5", "CMT_TOP_SE4C2_5" ], [ "CMT_FIFO_SE4C2_6", "CMT_TOP_SE4C2_6" ], [ "CMT_FIFO_SE4C2_7", "CMT_TOP_SE4C2_7" ], [ "CMT_FIFO_SE4C2_8", "CMT_TOP_SE4C2_8" ], [ "CMT_FIFO_SE4C2_9", "CMT_TOP_SE4C2_9" ], [ "CMT_FIFO_SE4C2_10", "CMT_TOP_SE4C2_10" ], [ "CMT_FIFO_SE4C2_11", "CMT_TOP_SE4C2_11" ], [ "CMT_FIFO_SE4C3_0", "CMT_TOP_SE4C3_0" ], [ "CMT_FIFO_SE4C3_1", "CMT_TOP_SE4C3_1" ], [ "CMT_FIFO_SE4C3_2", "CMT_TOP_SE4C3_2" ], [ "CMT_FIFO_SE4C3_3", "CMT_TOP_SE4C3_3" ], [ "CMT_FIFO_SE4C3_4", "CMT_TOP_SE4C3_4" ], [ "CMT_FIFO_SE4C3_5", "CMT_TOP_SE4C3_5" ], [ "CMT_FIFO_SE4C3_6", "CMT_TOP_SE4C3_6" ], [ "CMT_FIFO_SE4C3_7", "CMT_TOP_SE4C3_7" ], [ "CMT_FIFO_SE4C3_8", "CMT_TOP_SE4C3_8" ], [ "CMT_FIFO_SE4C3_9", "CMT_TOP_SE4C3_9" ], [ "CMT_FIFO_SE4C3_10", "CMT_TOP_SE4C3_10" ], [ "CMT_FIFO_SE4C3_11", "CMT_TOP_SE4C3_11" ], [ "CMT_FIFO_SW2A0_0", "CMT_TOP_SW2A0_0" ], [ "CMT_FIFO_SW2A0_1", "CMT_TOP_SW2A0_1" ], [ "CMT_FIFO_SW2A0_2", "CMT_TOP_SW2A0_2" ], [ "CMT_FIFO_SW2A0_3", "CMT_TOP_SW2A0_3" ], [ "CMT_FIFO_SW2A0_4", "CMT_TOP_SW2A0_4" ], [ "CMT_FIFO_SW2A0_5", "CMT_TOP_SW2A0_5" ], [ "CMT_FIFO_SW2A0_6", "CMT_TOP_SW2A0_6" ], [ "CMT_FIFO_SW2A0_7", "CMT_TOP_SW2A0_7" ], [ "CMT_FIFO_SW2A0_8", "CMT_TOP_SW2A0_8" ], [ "CMT_FIFO_SW2A0_9", "CMT_TOP_SW2A0_9" ], [ "CMT_FIFO_SW2A0_10", "CMT_TOP_SW2A0_10" ], [ "CMT_FIFO_SW2A0_11", "CMT_TOP_SW2A0_11" ], [ "CMT_FIFO_SW2A1_0", "CMT_TOP_SW2A1_0" ], [ "CMT_FIFO_SW2A1_1", "CMT_TOP_SW2A1_1" ], [ "CMT_FIFO_SW2A1_2", "CMT_TOP_SW2A1_2" ], [ "CMT_FIFO_SW2A1_3", "CMT_TOP_SW2A1_3" ], [ "CMT_FIFO_SW2A1_4", "CMT_TOP_SW2A1_4" ], [ "CMT_FIFO_SW2A1_5", "CMT_TOP_SW2A1_5" ], [ "CMT_FIFO_SW2A1_6", "CMT_TOP_SW2A1_6" ], [ "CMT_FIFO_SW2A1_7", "CMT_TOP_SW2A1_7" ], [ "CMT_FIFO_SW2A1_8", "CMT_TOP_SW2A1_8" ], [ "CMT_FIFO_SW2A1_9", "CMT_TOP_SW2A1_9" ], [ "CMT_FIFO_SW2A1_10", "CMT_TOP_SW2A1_10" ], [ "CMT_FIFO_SW2A1_11", "CMT_TOP_SW2A1_11" ], [ "CMT_FIFO_SW2A2_0", "CMT_TOP_SW2A2_0" ], [ "CMT_FIFO_SW2A2_1", "CMT_TOP_SW2A2_1" ], [ "CMT_FIFO_SW2A2_2", "CMT_TOP_SW2A2_2" ], [ "CMT_FIFO_SW2A2_3", "CMT_TOP_SW2A2_3" ], [ "CMT_FIFO_SW2A2_4", "CMT_TOP_SW2A2_4" ], [ "CMT_FIFO_SW2A2_5", "CMT_TOP_SW2A2_5" ], [ "CMT_FIFO_SW2A2_6", "CMT_TOP_SW2A2_6" ], [ "CMT_FIFO_SW2A2_7", "CMT_TOP_SW2A2_7" ], [ "CMT_FIFO_SW2A2_8", "CMT_TOP_SW2A2_8" ], [ "CMT_FIFO_SW2A2_9", "CMT_TOP_SW2A2_9" ], [ "CMT_FIFO_SW2A2_10", "CMT_TOP_SW2A2_10" ], [ "CMT_FIFO_SW2A2_11", "CMT_TOP_SW2A2_11" ], [ "CMT_FIFO_SW2A3_0", "CMT_TOP_SW2A3_0" ], [ "CMT_FIFO_SW2A3_1", "CMT_TOP_SW2A3_1" ], [ "CMT_FIFO_SW2A3_2", "CMT_TOP_SW2A3_2" ], [ "CMT_FIFO_SW2A3_3", "CMT_TOP_SW2A3_3" ], [ "CMT_FIFO_SW2A3_4", "CMT_TOP_SW2A3_4" ], [ "CMT_FIFO_SW2A3_5", "CMT_TOP_SW2A3_5" ], [ "CMT_FIFO_SW2A3_6", "CMT_TOP_SW2A3_6" ], [ "CMT_FIFO_SW2A3_7", "CMT_TOP_SW2A3_7" ], [ "CMT_FIFO_SW2A3_8", "CMT_TOP_SW2A3_8" ], [ "CMT_FIFO_SW2A3_9", "CMT_TOP_SW2A3_9" ], [ "CMT_FIFO_SW2A3_10", "CMT_TOP_SW2A3_10" ], [ "CMT_FIFO_SW2A3_11", "CMT_TOP_SW2A3_11" ], [ "CMT_FIFO_SW4A0_0", "CMT_TOP_SW4A0_0" ], [ "CMT_FIFO_SW4A0_1", "CMT_TOP_SW4A0_1" ], [ "CMT_FIFO_SW4A0_2", "CMT_TOP_SW4A0_2" ], [ "CMT_FIFO_SW4A0_3", "CMT_TOP_SW4A0_3" ], [ "CMT_FIFO_SW4A0_4", "CMT_TOP_SW4A0_4" ], [ "CMT_FIFO_SW4A0_5", "CMT_TOP_SW4A0_5" ], [ "CMT_FIFO_SW4A0_6", "CMT_TOP_SW4A0_6" ], [ "CMT_FIFO_SW4A0_7", "CMT_TOP_SW4A0_7" ], [ "CMT_FIFO_SW4A0_8", "CMT_TOP_SW4A0_8" ], [ "CMT_FIFO_SW4A0_9", "CMT_TOP_SW4A0_9" ], [ "CMT_FIFO_SW4A0_10", "CMT_TOP_SW4A0_10" ], [ "CMT_FIFO_SW4A0_11", "CMT_TOP_SW4A0_11" ], [ "CMT_FIFO_SW4A1_0", "CMT_TOP_SW4A1_0" ], [ "CMT_FIFO_SW4A1_1", "CMT_TOP_SW4A1_1" ], [ "CMT_FIFO_SW4A1_2", "CMT_TOP_SW4A1_2" ], [ "CMT_FIFO_SW4A1_3", "CMT_TOP_SW4A1_3" ], [ "CMT_FIFO_SW4A1_4", "CMT_TOP_SW4A1_4" ], [ "CMT_FIFO_SW4A1_5", "CMT_TOP_SW4A1_5" ], [ "CMT_FIFO_SW4A1_6", "CMT_TOP_SW4A1_6" ], [ "CMT_FIFO_SW4A1_7", "CMT_TOP_SW4A1_7" ], [ "CMT_FIFO_SW4A1_8", "CMT_TOP_SW4A1_8" ], [ "CMT_FIFO_SW4A1_9", "CMT_TOP_SW4A1_9" ], [ "CMT_FIFO_SW4A1_10", "CMT_TOP_SW4A1_10" ], [ "CMT_FIFO_SW4A1_11", "CMT_TOP_SW4A1_11" ], [ "CMT_FIFO_SW4A2_0", "CMT_TOP_SW4A2_0" ], [ "CMT_FIFO_SW4A2_1", "CMT_TOP_SW4A2_1" ], [ "CMT_FIFO_SW4A2_2", "CMT_TOP_SW4A2_2" ], [ "CMT_FIFO_SW4A2_3", "CMT_TOP_SW4A2_3" ], [ "CMT_FIFO_SW4A2_4", "CMT_TOP_SW4A2_4" ], [ "CMT_FIFO_SW4A2_5", "CMT_TOP_SW4A2_5" ], [ "CMT_FIFO_SW4A2_6", "CMT_TOP_SW4A2_6" ], [ "CMT_FIFO_SW4A2_7", "CMT_TOP_SW4A2_7" ], [ "CMT_FIFO_SW4A2_8", "CMT_TOP_SW4A2_8" ], [ "CMT_FIFO_SW4A2_9", "CMT_TOP_SW4A2_9" ], [ "CMT_FIFO_SW4A2_10", "CMT_TOP_SW4A2_10" ], [ "CMT_FIFO_SW4A2_11", "CMT_TOP_SW4A2_11" ], [ "CMT_FIFO_SW4A3_0", "CMT_TOP_SW4A3_0" ], [ "CMT_FIFO_SW4A3_1", "CMT_TOP_SW4A3_1" ], [ "CMT_FIFO_SW4A3_2", "CMT_TOP_SW4A3_2" ], [ "CMT_FIFO_SW4A3_3", "CMT_TOP_SW4A3_3" ], [ "CMT_FIFO_SW4A3_4", "CMT_TOP_SW4A3_4" ], [ "CMT_FIFO_SW4A3_5", "CMT_TOP_SW4A3_5" ], [ "CMT_FIFO_SW4A3_6", "CMT_TOP_SW4A3_6" ], [ "CMT_FIFO_SW4A3_7", "CMT_TOP_SW4A3_7" ], [ "CMT_FIFO_SW4A3_8", "CMT_TOP_SW4A3_8" ], [ "CMT_FIFO_SW4A3_9", "CMT_TOP_SW4A3_9" ], [ "CMT_FIFO_SW4A3_10", "CMT_TOP_SW4A3_10" ], [ "CMT_FIFO_SW4A3_11", "CMT_TOP_SW4A3_11" ], [ "CMT_FIFO_SW4END0_0", "CMT_TOP_SW4END0_0" ], [ "CMT_FIFO_SW4END0_1", "CMT_TOP_SW4END0_1" ], [ "CMT_FIFO_SW4END0_2", "CMT_TOP_SW4END0_2" ], [ "CMT_FIFO_SW4END0_3", "CMT_TOP_SW4END0_3" ], [ "CMT_FIFO_SW4END0_4", "CMT_TOP_SW4END0_4" ], [ "CMT_FIFO_SW4END0_5", "CMT_TOP_SW4END0_5" ], [ "CMT_FIFO_SW4END0_6", "CMT_TOP_SW4END0_6" ], [ "CMT_FIFO_SW4END0_7", "CMT_TOP_SW4END0_7" ], [ "CMT_FIFO_SW4END0_8", "CMT_TOP_SW4END0_8" ], [ "CMT_FIFO_SW4END0_9", "CMT_TOP_SW4END0_9" ], [ "CMT_FIFO_SW4END0_10", "CMT_TOP_SW4END0_10" ], [ "CMT_FIFO_SW4END0_11", "CMT_TOP_SW4END0_11" ], [ "CMT_FIFO_SW4END1_0", "CMT_TOP_SW4END1_0" ], [ "CMT_FIFO_SW4END1_1", "CMT_TOP_SW4END1_1" ], [ "CMT_FIFO_SW4END1_2", "CMT_TOP_SW4END1_2" ], [ "CMT_FIFO_SW4END1_3", "CMT_TOP_SW4END1_3" ], [ "CMT_FIFO_SW4END1_4", "CMT_TOP_SW4END1_4" ], [ "CMT_FIFO_SW4END1_5", "CMT_TOP_SW4END1_5" ], [ "CMT_FIFO_SW4END1_6", "CMT_TOP_SW4END1_6" ], [ "CMT_FIFO_SW4END1_7", "CMT_TOP_SW4END1_7" ], [ "CMT_FIFO_SW4END1_8", "CMT_TOP_SW4END1_8" ], [ "CMT_FIFO_SW4END1_9", "CMT_TOP_SW4END1_9" ], [ "CMT_FIFO_SW4END1_10", "CMT_TOP_SW4END1_10" ], [ "CMT_FIFO_SW4END1_11", "CMT_TOP_SW4END1_11" ], [ "CMT_FIFO_SW4END2_0", "CMT_TOP_SW4END2_0" ], [ "CMT_FIFO_SW4END2_1", "CMT_TOP_SW4END2_1" ], [ "CMT_FIFO_SW4END2_2", "CMT_TOP_SW4END2_2" ], [ "CMT_FIFO_SW4END2_3", "CMT_TOP_SW4END2_3" ], [ "CMT_FIFO_SW4END2_4", "CMT_TOP_SW4END2_4" ], [ "CMT_FIFO_SW4END2_5", "CMT_TOP_SW4END2_5" ], [ "CMT_FIFO_SW4END2_6", "CMT_TOP_SW4END2_6" ], [ "CMT_FIFO_SW4END2_7", "CMT_TOP_SW4END2_7" ], [ "CMT_FIFO_SW4END2_8", "CMT_TOP_SW4END2_8" ], [ "CMT_FIFO_SW4END2_9", "CMT_TOP_SW4END2_9" ], [ "CMT_FIFO_SW4END2_10", "CMT_TOP_SW4END2_10" ], [ "CMT_FIFO_SW4END2_11", "CMT_TOP_SW4END2_11" ], [ "CMT_FIFO_SW4END3_0", "CMT_TOP_SW4END3_0" ], [ "CMT_FIFO_SW4END3_1", "CMT_TOP_SW4END3_1" ], [ "CMT_FIFO_SW4END3_2", "CMT_TOP_SW4END3_2" ], [ "CMT_FIFO_SW4END3_3", "CMT_TOP_SW4END3_3" ], [ "CMT_FIFO_SW4END3_4", "CMT_TOP_SW4END3_4" ], [ "CMT_FIFO_SW4END3_5", "CMT_TOP_SW4END3_5" ], [ "CMT_FIFO_SW4END3_6", "CMT_TOP_SW4END3_6" ], [ "CMT_FIFO_SW4END3_7", "CMT_TOP_SW4END3_7" ], [ "CMT_FIFO_SW4END3_8", "CMT_TOP_SW4END3_8" ], [ "CMT_FIFO_SW4END3_9", "CMT_TOP_SW4END3_9" ], [ "CMT_FIFO_SW4END3_10", "CMT_TOP_SW4END3_10" ], [ "CMT_FIFO_SW4END3_11", "CMT_TOP_SW4END3_11" ], [ "CMT_FIFO_WL1END0_0", "CMT_TOP_WL1END0_0" ], [ "CMT_FIFO_WL1END0_1", "CMT_TOP_WL1END0_1" ], [ "CMT_FIFO_WL1END0_2", "CMT_TOP_WL1END0_2" ], [ "CMT_FIFO_WL1END0_3", "CMT_TOP_WL1END0_3" ], [ "CMT_FIFO_WL1END0_4", "CMT_TOP_WL1END0_4" ], [ "CMT_FIFO_WL1END0_5", "CMT_TOP_WL1END0_5" ], [ "CMT_FIFO_WL1END0_6", "CMT_TOP_WL1END0_6" ], [ "CMT_FIFO_WL1END0_7", "CMT_TOP_WL1END0_7" ], [ "CMT_FIFO_WL1END0_8", "CMT_TOP_WL1END0_8" ], [ "CMT_FIFO_WL1END0_9", "CMT_TOP_WL1END0_9" ], [ "CMT_FIFO_WL1END0_10", "CMT_TOP_WL1END0_10" ], [ "CMT_FIFO_WL1END0_11", "CMT_TOP_WL1END0_11" ], [ "CMT_FIFO_WL1END1_0", "CMT_TOP_WL1END1_0" ], [ "CMT_FIFO_WL1END1_1", "CMT_TOP_WL1END1_1" ], [ "CMT_FIFO_WL1END1_2", "CMT_TOP_WL1END1_2" ], [ "CMT_FIFO_WL1END1_3", "CMT_TOP_WL1END1_3" ], [ "CMT_FIFO_WL1END1_4", "CMT_TOP_WL1END1_4" ], [ "CMT_FIFO_WL1END1_5", "CMT_TOP_WL1END1_5" ], [ "CMT_FIFO_WL1END1_6", "CMT_TOP_WL1END1_6" ], [ "CMT_FIFO_WL1END1_7", "CMT_TOP_WL1END1_7" ], [ "CMT_FIFO_WL1END1_8", "CMT_TOP_WL1END1_8" ], [ "CMT_FIFO_WL1END1_9", "CMT_TOP_WL1END1_9" ], [ "CMT_FIFO_WL1END1_10", "CMT_TOP_WL1END1_10" ], [ "CMT_FIFO_WL1END1_11", "CMT_TOP_WL1END1_11" ], [ "CMT_FIFO_WL1END2_0", "CMT_TOP_WL1END2_0" ], [ "CMT_FIFO_WL1END2_1", "CMT_TOP_WL1END2_1" ], [ "CMT_FIFO_WL1END2_2", "CMT_TOP_WL1END2_2" ], [ "CMT_FIFO_WL1END2_3", "CMT_TOP_WL1END2_3" ], [ "CMT_FIFO_WL1END2_4", "CMT_TOP_WL1END2_4" ], [ "CMT_FIFO_WL1END2_5", "CMT_TOP_WL1END2_5" ], [ "CMT_FIFO_WL1END2_6", "CMT_TOP_WL1END2_6" ], [ "CMT_FIFO_WL1END2_7", "CMT_TOP_WL1END2_7" ], [ "CMT_FIFO_WL1END2_8", "CMT_TOP_WL1END2_8" ], [ "CMT_FIFO_WL1END2_9", "CMT_TOP_WL1END2_9" ], [ "CMT_FIFO_WL1END2_10", "CMT_TOP_WL1END2_10" ], [ "CMT_FIFO_WL1END2_11", "CMT_TOP_WL1END2_11" ], [ "CMT_FIFO_WL1END3_0", "CMT_TOP_WL1END3_0" ], [ "CMT_FIFO_WL1END3_1", "CMT_TOP_WL1END3_1" ], [ "CMT_FIFO_WL1END3_2", "CMT_TOP_WL1END3_2" ], [ "CMT_FIFO_WL1END3_3", "CMT_TOP_WL1END3_3" ], [ "CMT_FIFO_WL1END3_4", "CMT_TOP_WL1END3_4" ], [ "CMT_FIFO_WL1END3_5", "CMT_TOP_WL1END3_5" ], [ "CMT_FIFO_WL1END3_6", "CMT_TOP_WL1END3_6" ], [ "CMT_FIFO_WL1END3_7", "CMT_TOP_WL1END3_7" ], [ "CMT_FIFO_WL1END3_8", "CMT_TOP_WL1END3_8" ], [ "CMT_FIFO_WL1END3_9", "CMT_TOP_WL1END3_9" ], [ "CMT_FIFO_WL1END3_10", "CMT_TOP_WL1END3_10" ], [ "CMT_FIFO_WL1END3_11", "CMT_TOP_WL1END3_11" ], [ "CMT_FIFO_WR1END0_0", "CMT_TOP_WR1END0_0" ], [ "CMT_FIFO_WR1END0_1", "CMT_TOP_WR1END0_1" ], [ "CMT_FIFO_WR1END0_2", "CMT_TOP_WR1END0_2" ], [ "CMT_FIFO_WR1END0_3", "CMT_TOP_WR1END0_3" ], [ "CMT_FIFO_WR1END0_4", "CMT_TOP_WR1END0_4" ], [ "CMT_FIFO_WR1END0_5", "CMT_TOP_WR1END0_5" ], [ "CMT_FIFO_WR1END0_6", "CMT_TOP_WR1END0_6" ], [ "CMT_FIFO_WR1END0_7", "CMT_TOP_WR1END0_7" ], [ "CMT_FIFO_WR1END0_8", "CMT_TOP_WR1END0_8" ], [ "CMT_FIFO_WR1END0_9", "CMT_TOP_WR1END0_9" ], [ "CMT_FIFO_WR1END0_10", "CMT_TOP_WR1END0_10" ], [ "CMT_FIFO_WR1END0_11", "CMT_TOP_WR1END0_11" ], [ "CMT_FIFO_WR1END1_0", "CMT_TOP_WR1END1_0" ], [ "CMT_FIFO_WR1END1_1", "CMT_TOP_WR1END1_1" ], [ "CMT_FIFO_WR1END1_2", "CMT_TOP_WR1END1_2" ], [ "CMT_FIFO_WR1END1_3", "CMT_TOP_WR1END1_3" ], [ "CMT_FIFO_WR1END1_4", "CMT_TOP_WR1END1_4" ], [ "CMT_FIFO_WR1END1_5", "CMT_TOP_WR1END1_5" ], [ "CMT_FIFO_WR1END1_6", "CMT_TOP_WR1END1_6" ], [ "CMT_FIFO_WR1END1_7", "CMT_TOP_WR1END1_7" ], [ "CMT_FIFO_WR1END1_8", "CMT_TOP_WR1END1_8" ], [ "CMT_FIFO_WR1END1_9", "CMT_TOP_WR1END1_9" ], [ "CMT_FIFO_WR1END1_10", "CMT_TOP_WR1END1_10" ], [ "CMT_FIFO_WR1END1_11", "CMT_TOP_WR1END1_11" ], [ "CMT_FIFO_WR1END2_0", "CMT_TOP_WR1END2_0" ], [ "CMT_FIFO_WR1END2_1", "CMT_TOP_WR1END2_1" ], [ "CMT_FIFO_WR1END2_2", "CMT_TOP_WR1END2_2" ], [ "CMT_FIFO_WR1END2_3", "CMT_TOP_WR1END2_3" ], [ "CMT_FIFO_WR1END2_4", "CMT_TOP_WR1END2_4" ], [ "CMT_FIFO_WR1END2_5", "CMT_TOP_WR1END2_5" ], [ "CMT_FIFO_WR1END2_6", "CMT_TOP_WR1END2_6" ], [ "CMT_FIFO_WR1END2_7", "CMT_TOP_WR1END2_7" ], [ "CMT_FIFO_WR1END2_8", "CMT_TOP_WR1END2_8" ], [ "CMT_FIFO_WR1END2_9", "CMT_TOP_WR1END2_9" ], [ "CMT_FIFO_WR1END2_10", "CMT_TOP_WR1END2_10" ], [ "CMT_FIFO_WR1END2_11", "CMT_TOP_WR1END2_11" ], [ "CMT_FIFO_WR1END3_0", "CMT_TOP_WR1END3_0" ], [ "CMT_FIFO_WR1END3_1", "CMT_TOP_WR1END3_1" ], [ "CMT_FIFO_WR1END3_2", "CMT_TOP_WR1END3_2" ], [ "CMT_FIFO_WR1END3_3", "CMT_TOP_WR1END3_3" ], [ "CMT_FIFO_WR1END3_4", "CMT_TOP_WR1END3_4" ], [ "CMT_FIFO_WR1END3_5", "CMT_TOP_WR1END3_5" ], [ "CMT_FIFO_WR1END3_6", "CMT_TOP_WR1END3_6" ], [ "CMT_FIFO_WR1END3_7", "CMT_TOP_WR1END3_7" ], [ "CMT_FIFO_WR1END3_8", "CMT_TOP_WR1END3_8" ], [ "CMT_FIFO_WR1END3_9", "CMT_TOP_WR1END3_9" ], [ "CMT_FIFO_WR1END3_10", "CMT_TOP_WR1END3_10" ], [ "CMT_FIFO_WR1END3_11", "CMT_TOP_WR1END3_11" ], [ "CMT_FIFO_WW2A0_0", "CMT_TOP_WW2A0_0" ], [ "CMT_FIFO_WW2A0_1", "CMT_TOP_WW2A0_1" ], [ "CMT_FIFO_WW2A0_2", "CMT_TOP_WW2A0_2" ], [ "CMT_FIFO_WW2A0_3", "CMT_TOP_WW2A0_3" ], [ "CMT_FIFO_WW2A0_4", "CMT_TOP_WW2A0_4" ], [ "CMT_FIFO_WW2A0_5", "CMT_TOP_WW2A0_5" ], [ "CMT_FIFO_WW2A0_6", "CMT_TOP_WW2A0_6" ], [ "CMT_FIFO_WW2A0_7", "CMT_TOP_WW2A0_7" ], [ "CMT_FIFO_WW2A0_8", "CMT_TOP_WW2A0_8" ], [ "CMT_FIFO_WW2A0_9", "CMT_TOP_WW2A0_9" ], [ "CMT_FIFO_WW2A0_10", "CMT_TOP_WW2A0_10" ], [ "CMT_FIFO_WW2A0_11", "CMT_TOP_WW2A0_11" ], [ "CMT_FIFO_WW2A1_0", "CMT_TOP_WW2A1_0" ], [ "CMT_FIFO_WW2A1_1", "CMT_TOP_WW2A1_1" ], [ "CMT_FIFO_WW2A1_2", "CMT_TOP_WW2A1_2" ], [ "CMT_FIFO_WW2A1_3", "CMT_TOP_WW2A1_3" ], [ "CMT_FIFO_WW2A1_4", "CMT_TOP_WW2A1_4" ], [ "CMT_FIFO_WW2A1_5", "CMT_TOP_WW2A1_5" ], [ "CMT_FIFO_WW2A1_6", "CMT_TOP_WW2A1_6" ], [ "CMT_FIFO_WW2A1_7", "CMT_TOP_WW2A1_7" ], [ "CMT_FIFO_WW2A1_8", "CMT_TOP_WW2A1_8" ], [ "CMT_FIFO_WW2A1_9", "CMT_TOP_WW2A1_9" ], [ "CMT_FIFO_WW2A1_10", "CMT_TOP_WW2A1_10" ], [ "CMT_FIFO_WW2A1_11", "CMT_TOP_WW2A1_11" ], [ "CMT_FIFO_WW2A2_0", "CMT_TOP_WW2A2_0" ], [ "CMT_FIFO_WW2A2_1", "CMT_TOP_WW2A2_1" ], [ "CMT_FIFO_WW2A2_2", "CMT_TOP_WW2A2_2" ], [ "CMT_FIFO_WW2A2_3", "CMT_TOP_WW2A2_3" ], [ "CMT_FIFO_WW2A2_4", "CMT_TOP_WW2A2_4" ], [ "CMT_FIFO_WW2A2_5", "CMT_TOP_WW2A2_5" ], [ "CMT_FIFO_WW2A2_6", "CMT_TOP_WW2A2_6" ], [ "CMT_FIFO_WW2A2_7", "CMT_TOP_WW2A2_7" ], [ "CMT_FIFO_WW2A2_8", "CMT_TOP_WW2A2_8" ], [ "CMT_FIFO_WW2A2_9", "CMT_TOP_WW2A2_9" ], [ "CMT_FIFO_WW2A2_10", "CMT_TOP_WW2A2_10" ], [ "CMT_FIFO_WW2A2_11", "CMT_TOP_WW2A2_11" ], [ "CMT_FIFO_WW2A3_0", "CMT_TOP_WW2A3_0" ], [ "CMT_FIFO_WW2A3_1", "CMT_TOP_WW2A3_1" ], [ "CMT_FIFO_WW2A3_2", "CMT_TOP_WW2A3_2" ], [ "CMT_FIFO_WW2A3_3", "CMT_TOP_WW2A3_3" ], [ "CMT_FIFO_WW2A3_4", "CMT_TOP_WW2A3_4" ], [ "CMT_FIFO_WW2A3_5", "CMT_TOP_WW2A3_5" ], [ "CMT_FIFO_WW2A3_6", "CMT_TOP_WW2A3_6" ], [ "CMT_FIFO_WW2A3_7", "CMT_TOP_WW2A3_7" ], [ "CMT_FIFO_WW2A3_8", "CMT_TOP_WW2A3_8" ], [ "CMT_FIFO_WW2A3_9", "CMT_TOP_WW2A3_9" ], [ "CMT_FIFO_WW2A3_10", "CMT_TOP_WW2A3_10" ], [ "CMT_FIFO_WW2A3_11", "CMT_TOP_WW2A3_11" ], [ "CMT_FIFO_WW2END0_0", "CMT_TOP_WW2END0_0" ], [ "CMT_FIFO_WW2END0_1", "CMT_TOP_WW2END0_1" ], [ "CMT_FIFO_WW2END0_2", "CMT_TOP_WW2END0_2" ], [ "CMT_FIFO_WW2END0_3", "CMT_TOP_WW2END0_3" ], [ "CMT_FIFO_WW2END0_4", "CMT_TOP_WW2END0_4" ], [ "CMT_FIFO_WW2END0_5", "CMT_TOP_WW2END0_5" ], [ "CMT_FIFO_WW2END0_6", "CMT_TOP_WW2END0_6" ], [ "CMT_FIFO_WW2END0_7", "CMT_TOP_WW2END0_7" ], [ "CMT_FIFO_WW2END0_8", "CMT_TOP_WW2END0_8" ], [ "CMT_FIFO_WW2END0_9", "CMT_TOP_WW2END0_9" ], [ "CMT_FIFO_WW2END0_10", "CMT_TOP_WW2END0_10" ], [ "CMT_FIFO_WW2END0_11", "CMT_TOP_WW2END0_11" ], [ "CMT_FIFO_WW2END1_0", "CMT_TOP_WW2END1_0" ], [ "CMT_FIFO_WW2END1_1", "CMT_TOP_WW2END1_1" ], [ "CMT_FIFO_WW2END1_2", "CMT_TOP_WW2END1_2" ], [ "CMT_FIFO_WW2END1_3", "CMT_TOP_WW2END1_3" ], [ "CMT_FIFO_WW2END1_4", "CMT_TOP_WW2END1_4" ], [ "CMT_FIFO_WW2END1_5", "CMT_TOP_WW2END1_5" ], [ "CMT_FIFO_WW2END1_6", "CMT_TOP_WW2END1_6" ], [ "CMT_FIFO_WW2END1_7", "CMT_TOP_WW2END1_7" ], [ "CMT_FIFO_WW2END1_8", "CMT_TOP_WW2END1_8" ], [ "CMT_FIFO_WW2END1_9", "CMT_TOP_WW2END1_9" ], [ "CMT_FIFO_WW2END1_10", "CMT_TOP_WW2END1_10" ], [ "CMT_FIFO_WW2END1_11", "CMT_TOP_WW2END1_11" ], [ "CMT_FIFO_WW2END2_0", "CMT_TOP_WW2END2_0" ], [ "CMT_FIFO_WW2END2_1", "CMT_TOP_WW2END2_1" ], [ "CMT_FIFO_WW2END2_2", "CMT_TOP_WW2END2_2" ], [ "CMT_FIFO_WW2END2_3", "CMT_TOP_WW2END2_3" ], [ "CMT_FIFO_WW2END2_4", "CMT_TOP_WW2END2_4" ], [ "CMT_FIFO_WW2END2_5", "CMT_TOP_WW2END2_5" ], [ "CMT_FIFO_WW2END2_6", "CMT_TOP_WW2END2_6" ], [ "CMT_FIFO_WW2END2_7", "CMT_TOP_WW2END2_7" ], [ "CMT_FIFO_WW2END2_8", "CMT_TOP_WW2END2_8" ], [ "CMT_FIFO_WW2END2_9", "CMT_TOP_WW2END2_9" ], [ "CMT_FIFO_WW2END2_10", "CMT_TOP_WW2END2_10" ], [ "CMT_FIFO_WW2END2_11", "CMT_TOP_WW2END2_11" ], [ "CMT_FIFO_WW2END3_0", "CMT_TOP_WW2END3_0" ], [ "CMT_FIFO_WW2END3_1", "CMT_TOP_WW2END3_1" ], [ "CMT_FIFO_WW2END3_2", "CMT_TOP_WW2END3_2" ], [ "CMT_FIFO_WW2END3_3", "CMT_TOP_WW2END3_3" ], [ "CMT_FIFO_WW2END3_4", "CMT_TOP_WW2END3_4" ], [ "CMT_FIFO_WW2END3_5", "CMT_TOP_WW2END3_5" ], [ "CMT_FIFO_WW2END3_6", "CMT_TOP_WW2END3_6" ], [ "CMT_FIFO_WW2END3_7", "CMT_TOP_WW2END3_7" ], [ "CMT_FIFO_WW2END3_8", "CMT_TOP_WW2END3_8" ], [ "CMT_FIFO_WW2END3_9", "CMT_TOP_WW2END3_9" ], [ "CMT_FIFO_WW2END3_10", "CMT_TOP_WW2END3_10" ], [ "CMT_FIFO_WW2END3_11", "CMT_TOP_WW2END3_11" ], [ "CMT_FIFO_WW4A0_0", "CMT_TOP_WW4A0_0" ], [ "CMT_FIFO_WW4A0_1", "CMT_TOP_WW4A0_1" ], [ "CMT_FIFO_WW4A0_2", "CMT_TOP_WW4A0_2" ], [ "CMT_FIFO_WW4A0_3", "CMT_TOP_WW4A0_3" ], [ "CMT_FIFO_WW4A0_4", "CMT_TOP_WW4A0_4" ], [ "CMT_FIFO_WW4A0_5", "CMT_TOP_WW4A0_5" ], [ "CMT_FIFO_WW4A0_6", "CMT_TOP_WW4A0_6" ], [ "CMT_FIFO_WW4A0_7", "CMT_TOP_WW4A0_7" ], [ "CMT_FIFO_WW4A0_8", "CMT_TOP_WW4A0_8" ], [ "CMT_FIFO_WW4A0_9", "CMT_TOP_WW4A0_9" ], [ "CMT_FIFO_WW4A0_10", "CMT_TOP_WW4A0_10" ], [ "CMT_FIFO_WW4A0_11", "CMT_TOP_WW4A0_11" ], [ "CMT_FIFO_WW4A1_0", "CMT_TOP_WW4A1_0" ], [ "CMT_FIFO_WW4A1_1", "CMT_TOP_WW4A1_1" ], [ "CMT_FIFO_WW4A1_2", "CMT_TOP_WW4A1_2" ], [ "CMT_FIFO_WW4A1_3", "CMT_TOP_WW4A1_3" ], [ "CMT_FIFO_WW4A1_4", "CMT_TOP_WW4A1_4" ], [ "CMT_FIFO_WW4A1_5", "CMT_TOP_WW4A1_5" ], [ "CMT_FIFO_WW4A1_6", "CMT_TOP_WW4A1_6" ], [ "CMT_FIFO_WW4A1_7", "CMT_TOP_WW4A1_7" ], [ "CMT_FIFO_WW4A1_8", "CMT_TOP_WW4A1_8" ], [ "CMT_FIFO_WW4A1_9", "CMT_TOP_WW4A1_9" ], [ "CMT_FIFO_WW4A1_10", "CMT_TOP_WW4A1_10" ], [ "CMT_FIFO_WW4A1_11", "CMT_TOP_WW4A1_11" ], [ "CMT_FIFO_WW4A2_0", "CMT_TOP_WW4A2_0" ], [ "CMT_FIFO_WW4A2_1", "CMT_TOP_WW4A2_1" ], [ "CMT_FIFO_WW4A2_2", "CMT_TOP_WW4A2_2" ], [ "CMT_FIFO_WW4A2_3", "CMT_TOP_WW4A2_3" ], [ "CMT_FIFO_WW4A2_4", "CMT_TOP_WW4A2_4" ], [ "CMT_FIFO_WW4A2_5", "CMT_TOP_WW4A2_5" ], [ "CMT_FIFO_WW4A2_6", "CMT_TOP_WW4A2_6" ], [ "CMT_FIFO_WW4A2_7", "CMT_TOP_WW4A2_7" ], [ "CMT_FIFO_WW4A2_8", "CMT_TOP_WW4A2_8" ], [ "CMT_FIFO_WW4A2_9", "CMT_TOP_WW4A2_9" ], [ "CMT_FIFO_WW4A2_10", "CMT_TOP_WW4A2_10" ], [ "CMT_FIFO_WW4A2_11", "CMT_TOP_WW4A2_11" ], [ "CMT_FIFO_WW4A3_0", "CMT_TOP_WW4A3_0" ], [ "CMT_FIFO_WW4A3_1", "CMT_TOP_WW4A3_1" ], [ "CMT_FIFO_WW4A3_2", "CMT_TOP_WW4A3_2" ], [ "CMT_FIFO_WW4A3_3", "CMT_TOP_WW4A3_3" ], [ "CMT_FIFO_WW4A3_4", "CMT_TOP_WW4A3_4" ], [ "CMT_FIFO_WW4A3_5", "CMT_TOP_WW4A3_5" ], [ "CMT_FIFO_WW4A3_6", "CMT_TOP_WW4A3_6" ], [ "CMT_FIFO_WW4A3_7", "CMT_TOP_WW4A3_7" ], [ "CMT_FIFO_WW4A3_8", "CMT_TOP_WW4A3_8" ], [ "CMT_FIFO_WW4A3_9", "CMT_TOP_WW4A3_9" ], [ "CMT_FIFO_WW4A3_10", "CMT_TOP_WW4A3_10" ], [ "CMT_FIFO_WW4A3_11", "CMT_TOP_WW4A3_11" ], [ "CMT_FIFO_WW4B0_0", "CMT_TOP_WW4B0_0" ], [ "CMT_FIFO_WW4B0_1", "CMT_TOP_WW4B0_1" ], [ "CMT_FIFO_WW4B0_2", "CMT_TOP_WW4B0_2" ], [ "CMT_FIFO_WW4B0_3", "CMT_TOP_WW4B0_3" ], [ "CMT_FIFO_WW4B0_4", "CMT_TOP_WW4B0_4" ], [ "CMT_FIFO_WW4B0_5", "CMT_TOP_WW4B0_5" ], [ "CMT_FIFO_WW4B0_6", "CMT_TOP_WW4B0_6" ], [ "CMT_FIFO_WW4B0_7", "CMT_TOP_WW4B0_7" ], [ "CMT_FIFO_WW4B0_8", "CMT_TOP_WW4B0_8" ], [ "CMT_FIFO_WW4B0_9", "CMT_TOP_WW4B0_9" ], [ "CMT_FIFO_WW4B0_10", "CMT_TOP_WW4B0_10" ], [ "CMT_FIFO_WW4B0_11", "CMT_TOP_WW4B0_11" ], [ "CMT_FIFO_WW4B1_0", "CMT_TOP_WW4B1_0" ], [ "CMT_FIFO_WW4B1_1", "CMT_TOP_WW4B1_1" ], [ "CMT_FIFO_WW4B1_2", "CMT_TOP_WW4B1_2" ], [ "CMT_FIFO_WW4B1_3", "CMT_TOP_WW4B1_3" ], [ "CMT_FIFO_WW4B1_4", "CMT_TOP_WW4B1_4" ], [ "CMT_FIFO_WW4B1_5", "CMT_TOP_WW4B1_5" ], [ "CMT_FIFO_WW4B1_6", "CMT_TOP_WW4B1_6" ], [ "CMT_FIFO_WW4B1_7", "CMT_TOP_WW4B1_7" ], [ "CMT_FIFO_WW4B1_8", "CMT_TOP_WW4B1_8" ], [ "CMT_FIFO_WW4B1_9", "CMT_TOP_WW4B1_9" ], [ "CMT_FIFO_WW4B1_10", "CMT_TOP_WW4B1_10" ], [ "CMT_FIFO_WW4B1_11", "CMT_TOP_WW4B1_11" ], [ "CMT_FIFO_WW4B2_0", "CMT_TOP_WW4B2_0" ], [ "CMT_FIFO_WW4B2_1", "CMT_TOP_WW4B2_1" ], [ "CMT_FIFO_WW4B2_2", "CMT_TOP_WW4B2_2" ], [ "CMT_FIFO_WW4B2_3", "CMT_TOP_WW4B2_3" ], [ "CMT_FIFO_WW4B2_4", "CMT_TOP_WW4B2_4" ], [ "CMT_FIFO_WW4B2_5", "CMT_TOP_WW4B2_5" ], [ "CMT_FIFO_WW4B2_6", "CMT_TOP_WW4B2_6" ], [ "CMT_FIFO_WW4B2_7", "CMT_TOP_WW4B2_7" ], [ "CMT_FIFO_WW4B2_8", "CMT_TOP_WW4B2_8" ], [ "CMT_FIFO_WW4B2_9", "CMT_TOP_WW4B2_9" ], [ "CMT_FIFO_WW4B2_10", "CMT_TOP_WW4B2_10" ], [ "CMT_FIFO_WW4B2_11", "CMT_TOP_WW4B2_11" ], [ "CMT_FIFO_WW4B3_0", "CMT_TOP_WW4B3_0" ], [ "CMT_FIFO_WW4B3_1", "CMT_TOP_WW4B3_1" ], [ "CMT_FIFO_WW4B3_2", "CMT_TOP_WW4B3_2" ], [ "CMT_FIFO_WW4B3_3", "CMT_TOP_WW4B3_3" ], [ "CMT_FIFO_WW4B3_4", "CMT_TOP_WW4B3_4" ], [ "CMT_FIFO_WW4B3_5", "CMT_TOP_WW4B3_5" ], [ "CMT_FIFO_WW4B3_6", "CMT_TOP_WW4B3_6" ], [ "CMT_FIFO_WW4B3_7", "CMT_TOP_WW4B3_7" ], [ "CMT_FIFO_WW4B3_8", "CMT_TOP_WW4B3_8" ], [ "CMT_FIFO_WW4B3_9", "CMT_TOP_WW4B3_9" ], [ "CMT_FIFO_WW4B3_10", "CMT_TOP_WW4B3_10" ], [ "CMT_FIFO_WW4B3_11", "CMT_TOP_WW4B3_11" ], [ "CMT_FIFO_WW4C0_0", "CMT_TOP_WW4C0_0" ], [ "CMT_FIFO_WW4C0_1", "CMT_TOP_WW4C0_1" ], [ "CMT_FIFO_WW4C0_2", "CMT_TOP_WW4C0_2" ], [ "CMT_FIFO_WW4C0_3", "CMT_TOP_WW4C0_3" ], [ "CMT_FIFO_WW4C0_4", "CMT_TOP_WW4C0_4" ], [ "CMT_FIFO_WW4C0_5", "CMT_TOP_WW4C0_5" ], [ "CMT_FIFO_WW4C0_6", "CMT_TOP_WW4C0_6" ], [ "CMT_FIFO_WW4C0_7", "CMT_TOP_WW4C0_7" ], [ "CMT_FIFO_WW4C0_8", "CMT_TOP_WW4C0_8" ], [ "CMT_FIFO_WW4C0_9", "CMT_TOP_WW4C0_9" ], [ "CMT_FIFO_WW4C0_10", "CMT_TOP_WW4C0_10" ], [ "CMT_FIFO_WW4C0_11", "CMT_TOP_WW4C0_11" ], [ "CMT_FIFO_WW4C1_0", "CMT_TOP_WW4C1_0" ], [ "CMT_FIFO_WW4C1_1", "CMT_TOP_WW4C1_1" ], [ "CMT_FIFO_WW4C1_2", "CMT_TOP_WW4C1_2" ], [ "CMT_FIFO_WW4C1_3", "CMT_TOP_WW4C1_3" ], [ "CMT_FIFO_WW4C1_4", "CMT_TOP_WW4C1_4" ], [ "CMT_FIFO_WW4C1_5", "CMT_TOP_WW4C1_5" ], [ "CMT_FIFO_WW4C1_6", "CMT_TOP_WW4C1_6" ], [ "CMT_FIFO_WW4C1_7", "CMT_TOP_WW4C1_7" ], [ "CMT_FIFO_WW4C1_8", "CMT_TOP_WW4C1_8" ], [ "CMT_FIFO_WW4C1_9", "CMT_TOP_WW4C1_9" ], [ "CMT_FIFO_WW4C1_10", "CMT_TOP_WW4C1_10" ], [ "CMT_FIFO_WW4C1_11", "CMT_TOP_WW4C1_11" ], [ "CMT_FIFO_WW4C2_0", "CMT_TOP_WW4C2_0" ], [ "CMT_FIFO_WW4C2_1", "CMT_TOP_WW4C2_1" ], [ "CMT_FIFO_WW4C2_2", "CMT_TOP_WW4C2_2" ], [ "CMT_FIFO_WW4C2_3", "CMT_TOP_WW4C2_3" ], [ "CMT_FIFO_WW4C2_4", "CMT_TOP_WW4C2_4" ], [ "CMT_FIFO_WW4C2_5", "CMT_TOP_WW4C2_5" ], [ "CMT_FIFO_WW4C2_6", "CMT_TOP_WW4C2_6" ], [ "CMT_FIFO_WW4C2_7", "CMT_TOP_WW4C2_7" ], [ "CMT_FIFO_WW4C2_8", "CMT_TOP_WW4C2_8" ], [ "CMT_FIFO_WW4C2_9", "CMT_TOP_WW4C2_9" ], [ "CMT_FIFO_WW4C2_10", "CMT_TOP_WW4C2_10" ], [ "CMT_FIFO_WW4C2_11", "CMT_TOP_WW4C2_11" ], [ "CMT_FIFO_WW4C3_0", "CMT_TOP_WW4C3_0" ], [ "CMT_FIFO_WW4C3_1", "CMT_TOP_WW4C3_1" ], [ "CMT_FIFO_WW4C3_2", "CMT_TOP_WW4C3_2" ], [ "CMT_FIFO_WW4C3_3", "CMT_TOP_WW4C3_3" ], [ "CMT_FIFO_WW4C3_4", "CMT_TOP_WW4C3_4" ], [ "CMT_FIFO_WW4C3_5", "CMT_TOP_WW4C3_5" ], [ "CMT_FIFO_WW4C3_6", "CMT_TOP_WW4C3_6" ], [ "CMT_FIFO_WW4C3_7", "CMT_TOP_WW4C3_7" ], [ "CMT_FIFO_WW4C3_8", "CMT_TOP_WW4C3_8" ], [ "CMT_FIFO_WW4C3_9", "CMT_TOP_WW4C3_9" ], [ "CMT_FIFO_WW4C3_10", "CMT_TOP_WW4C3_10" ], [ "CMT_FIFO_WW4C3_11", "CMT_TOP_WW4C3_11" ], [ "CMT_FIFO_WW4END0_0", "CMT_TOP_WW4END0_0" ], [ "CMT_FIFO_WW4END0_1", "CMT_TOP_WW4END0_1" ], [ "CMT_FIFO_WW4END0_2", "CMT_TOP_WW4END0_2" ], [ "CMT_FIFO_WW4END0_3", "CMT_TOP_WW4END0_3" ], [ "CMT_FIFO_WW4END0_4", "CMT_TOP_WW4END0_4" ], [ "CMT_FIFO_WW4END0_5", "CMT_TOP_WW4END0_5" ], [ "CMT_FIFO_WW4END0_6", "CMT_TOP_WW4END0_6" ], [ "CMT_FIFO_WW4END0_7", "CMT_TOP_WW4END0_7" ], [ "CMT_FIFO_WW4END0_8", "CMT_TOP_WW4END0_8" ], [ "CMT_FIFO_WW4END0_9", "CMT_TOP_WW4END0_9" ], [ "CMT_FIFO_WW4END0_10", "CMT_TOP_WW4END0_10" ], [ "CMT_FIFO_WW4END0_11", "CMT_TOP_WW4END0_11" ], [ "CMT_FIFO_WW4END1_0", "CMT_TOP_WW4END1_0" ], [ "CMT_FIFO_WW4END1_1", "CMT_TOP_WW4END1_1" ], [ "CMT_FIFO_WW4END1_2", "CMT_TOP_WW4END1_2" ], [ "CMT_FIFO_WW4END1_3", "CMT_TOP_WW4END1_3" ], [ "CMT_FIFO_WW4END1_4", "CMT_TOP_WW4END1_4" ], [ "CMT_FIFO_WW4END1_5", "CMT_TOP_WW4END1_5" ], [ "CMT_FIFO_WW4END1_6", "CMT_TOP_WW4END1_6" ], [ "CMT_FIFO_WW4END1_7", "CMT_TOP_WW4END1_7" ], [ "CMT_FIFO_WW4END1_8", "CMT_TOP_WW4END1_8" ], [ "CMT_FIFO_WW4END1_9", "CMT_TOP_WW4END1_9" ], [ "CMT_FIFO_WW4END1_10", "CMT_TOP_WW4END1_10" ], [ "CMT_FIFO_WW4END1_11", "CMT_TOP_WW4END1_11" ], [ "CMT_FIFO_WW4END2_0", "CMT_TOP_WW4END2_0" ], [ "CMT_FIFO_WW4END2_1", "CMT_TOP_WW4END2_1" ], [ "CMT_FIFO_WW4END2_2", "CMT_TOP_WW4END2_2" ], [ "CMT_FIFO_WW4END2_3", "CMT_TOP_WW4END2_3" ], [ "CMT_FIFO_WW4END2_4", "CMT_TOP_WW4END2_4" ], [ "CMT_FIFO_WW4END2_5", "CMT_TOP_WW4END2_5" ], [ "CMT_FIFO_WW4END2_6", "CMT_TOP_WW4END2_6" ], [ "CMT_FIFO_WW4END2_7", "CMT_TOP_WW4END2_7" ], [ "CMT_FIFO_WW4END2_8", "CMT_TOP_WW4END2_8" ], [ "CMT_FIFO_WW4END2_9", "CMT_TOP_WW4END2_9" ], [ "CMT_FIFO_WW4END2_10", "CMT_TOP_WW4END2_10" ], [ "CMT_FIFO_WW4END2_11", "CMT_TOP_WW4END2_11" ], [ "CMT_FIFO_WW4END3_0", "CMT_TOP_WW4END3_0" ], [ "CMT_FIFO_WW4END3_1", "CMT_TOP_WW4END3_1" ], [ "CMT_FIFO_WW4END3_2", "CMT_TOP_WW4END3_2" ], [ "CMT_FIFO_WW4END3_3", "CMT_TOP_WW4END3_3" ], [ "CMT_FIFO_WW4END3_4", "CMT_TOP_WW4END3_4" ], [ "CMT_FIFO_WW4END3_5", "CMT_TOP_WW4END3_5" ], [ "CMT_FIFO_WW4END3_6", "CMT_TOP_WW4END3_6" ], [ "CMT_FIFO_WW4END3_7", "CMT_TOP_WW4END3_7" ], [ "CMT_FIFO_WW4END3_8", "CMT_TOP_WW4END3_8" ], [ "CMT_FIFO_WW4END3_9", "CMT_TOP_WW4END3_9" ], [ "CMT_FIFO_WW4END3_10", "CMT_TOP_WW4END3_10" ], [ "CMT_FIFO_WW4END3_11", "CMT_TOP_WW4END3_11" ], [ "FIFO_DQS_IOTOPHASER_1", "CMT_PLL_DQS_TO_PHASER_D" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_11", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_11", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_11", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_11", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_11", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_11", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_11", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_11", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_11", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_11", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_11", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_11", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_11", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_11", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_11", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_11", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_11", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_11", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_11", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_11", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_11", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_11", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_11", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_11", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_11", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_11", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_11", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_11", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_11", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_11", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_11", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_11", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_11", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_11", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_11", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_11", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_11", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_11", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_11", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_11", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_11", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_11", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_11", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_11", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_11", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_11", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_11", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_11", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_11", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_11", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_11", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_11", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_11", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_11", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_11", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_11", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_11", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_11", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_11", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_11", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_11", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_11", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_11", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_11", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_11", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_11", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_11", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_11", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_11", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_11", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_11", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_11", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_11", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_11", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_11", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_11", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_11", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_11", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_11", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_11", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_11", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_11", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_11", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_11", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_11", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_11", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_11", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_11", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_11", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_11", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_11", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_11", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_11", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_11", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_11", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_11", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_11", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_11", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_11", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_11", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_11", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_11", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_11", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_11", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_11", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_11", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_11", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_11", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_11", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_11", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_11", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_11", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_11", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_11", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS4_11", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_11", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_11", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS8_11", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_11", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_11", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_11", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_11", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_11", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS16_11", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_11", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_11", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_11", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_11", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_11", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_11", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_11", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_NE2A0_11", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_11", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_11", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_11", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_11", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_11", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_11", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_11", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_11", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_11", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_11", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_11", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_11", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_11", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_11", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_11", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_11", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_11", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_11", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_11", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_11", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_11", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_11", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_11", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_11", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_11", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_11", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_11", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_11", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_11", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_11", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_11", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_11", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_11", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_11", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_11", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_11", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_11", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_11", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_11", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_11", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_11", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_11", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_11", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_11", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_11", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_11", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_11", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_11", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_11", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_11", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_11", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_11", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_11", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_11", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_11", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_11", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_11", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_11", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_11", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_11", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_11", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_11", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_11", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_11", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_11", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_11", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_11", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_11", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_11", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_11", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_11", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_11", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_11", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_11", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_11", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_11", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_11", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_11", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_11", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_11", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_11", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_11", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_11", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_10", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_10", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_10", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_10", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_10", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_10", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_10", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_10", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_10", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_10", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_10", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_10", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_10", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_10", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_10", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_10", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_10", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_10", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_10", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_10", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_10", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_10", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_10", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_10", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_10", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_10", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_10", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_10", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_10", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_10", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_10", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_10", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_10", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_10", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_10", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_10", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_10", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_10", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_10", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_10", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_10", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_10", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_10", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_10", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_10", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_10", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_10", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_10", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_10", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_10", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_10", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_10", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_10", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_10", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_10", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_10", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_10", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_10", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_10", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_10", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_10", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_10", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_10", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_10", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_10", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_10", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_10", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_10", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_10", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_10", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_10", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_10", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_10", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_10", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_10", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_10", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_10", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_10", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_10", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_10", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_10", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_10", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_10", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_10", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_10", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_10", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_10", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_10", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_10", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_10", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_10", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_10", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_10", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_10", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_10", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_10", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_10", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_10", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_10", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_10", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_10", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_10", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_10", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_10", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_10", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_10", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_10", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_10", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_10", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_10", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_10", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_10", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_10", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_10", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_10", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_10", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_10", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_10", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_10", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_10", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_10", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_10", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_10", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_10", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_10", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_10", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_10", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_10", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_10", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_10", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_10", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_10", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_10", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_10", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_10", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_10", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_MONITOR_N_10", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_10", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_10", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_10", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_10", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_10", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_10", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_10", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_10", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_10", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_10", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_10", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_10", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_10", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_10", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_10", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_10", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_10", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_10", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_10", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_10", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_10", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_10", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_10", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_10", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_10", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_10", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_10", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_10", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_10", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_10", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_10", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_10", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_10", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_10", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_10", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_10", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_10", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_10", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_10", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_10", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_10", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_10", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_10", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_10", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_10", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_10", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_10", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_10", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_10", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_10", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_10", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_10", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_10", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_10", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_10", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_10", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_10", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_10", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_10", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_10", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_10", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_10", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_10", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_10", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_10", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_10", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_10", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_10", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_10", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_10", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_10", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_10", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_10", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_10", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_10", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_10", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_10", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_10", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_10", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_10", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_10", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_10", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_10", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_10", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_10", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_5", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_9", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_9", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_9", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_9", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_9", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_9", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_9", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_9", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_9", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_9", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_9", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_9", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_9", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_9", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_9", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_9", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_9", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_9", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_9", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_9", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_9", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_9", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_9", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_9", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_9", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_9", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_9", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_9", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_9", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_9", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_9", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_9", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_9", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_9", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_9", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_9", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_9", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_9", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_9", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_9", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_9", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_9", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_9", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_9", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_9", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_9", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_9", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_9", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_9", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_9", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_9", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_9", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_9", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_9", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_9", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_9", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_9", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_9", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_9", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_9", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_9", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_9", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_9", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_9", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_9", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_9", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_9", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_9", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_9", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_9", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_9", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_9", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_9", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_9", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_9", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_9", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_9", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_9", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_9", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_9", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_9", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_9", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_9", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_9", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_9", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_9", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_9", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_9", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_9", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_9", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_9", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_9", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_9", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_9", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_9", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_9", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_9", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_9", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_9", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_9", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_9", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_9", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_9", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_9", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_9", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_9", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_9", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_9", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_9", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_9", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_9", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_9", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_9", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_9", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_9", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_9", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_9", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_9", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_9", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_9", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_9", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_9", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_9", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_9", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_9", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_9", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_9", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_9", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_9", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_9", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_9", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_9", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_9", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_9", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_9", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_9", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_NE2A0_9", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_9", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_9", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_9", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_9", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_9", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_9", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_9", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_9", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_9", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_9", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_9", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_9", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_9", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_9", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_9", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_9", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_9", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_9", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_9", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_9", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_9", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_9", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_9", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_9", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_9", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_9", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_9", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_9", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_9", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_9", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_9", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_9", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_9", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_9", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_9", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_9", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_9", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_9", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_9", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_9", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_9", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_9", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_9", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_9", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_9", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_9", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_9", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_9", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_9", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_9", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_9", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_9", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_9", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_9", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_9", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_9", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_9", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_9", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_9", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_9", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_9", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_9", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_9", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_9", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_9", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_9", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_9", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_9", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_9", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_9", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_9", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_9", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_9", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_9", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_9", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_9", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_9", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_9", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_9", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_9", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_9", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_9", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_9", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_8", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_8", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_8", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_8", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_8", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_8", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_8", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_8", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_8", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_8", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_8", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_8", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_8", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_8", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_8", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_8", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_8", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_8", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_8", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_8", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_8", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_8", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_8", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_8", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_8", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_8", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_8", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_8", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_8", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_8", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_8", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_8", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_8", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_8", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_8", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_8", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_8", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_8", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_8", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_8", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_8", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_8", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_8", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_8", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_8", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_8", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_8", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_8", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_8", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_8", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_8", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_8", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_8", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_8", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_8", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_8", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_8", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_8", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_8", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_8", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_8", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_8", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_8", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_8", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_8", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_8", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_8", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_8", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_8", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_8", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_8", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_8", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_8", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_8", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_8", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_8", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_8", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_8", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_8", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_8", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_8", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_8", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_8", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_8", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_8", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_8", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_8", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_8", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_8", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_8", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_8", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_8", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_8", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_8", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_8", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_8", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_8", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_8", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_8", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_8", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_8", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_8", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_8", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_8", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_8", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_8", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_8", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_8", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_8", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_8", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_8", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_8", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_8", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_8", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_8", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_8", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_8", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_8", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_8", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_8", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_8", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_8", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_8", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_8", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_8", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_8", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_8", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_8", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_8", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_8", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_8", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_8", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_8", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_8", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_8", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_8", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_MONITOR_N_8", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_8", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_8", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_8", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_8", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_8", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_8", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_8", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_8", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_8", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_8", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_8", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_8", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_8", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_8", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_8", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_8", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_8", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_8", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_8", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_8", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_8", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_8", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_8", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_8", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_8", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_8", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_8", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_8", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_8", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_8", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_8", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_8", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_8", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_8", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_8", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_8", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_8", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_8", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_8", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_8", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_8", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_8", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_8", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_8", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_8", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_8", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_8", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_8", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_8", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_8", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_8", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_8", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_8", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_8", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_8", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_8", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_8", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_8", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_8", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_8", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_8", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_8", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_8", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_8", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_8", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_8", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_8", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_8", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_8", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_8", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_8", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_8", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_8", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_8", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_8", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_8", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_8", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_8", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_8", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_8", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_8", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_8", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_8", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_8", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_8", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_3", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_7", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_7", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_7", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_7", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_7", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_7", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_7", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_7", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_7", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_7", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_7", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_7", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_7", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_7", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_7", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_7", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_7", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_7", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_7", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_7", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_7", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_7", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_7", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_7", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_7", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_7", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_7", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_7", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_7", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_7", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_7", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_7", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_7", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_7", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_7", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_7", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_7", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_7", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_7", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_7", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_7", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_7", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_7", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_7", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_7", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_7", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_7", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_7", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_7", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_7", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_7", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_7", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_7", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_7", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_7", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_7", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_7", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_7", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_7", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_7", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_7", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_7", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_7", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_7", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_7", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_7", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_7", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_7", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_7", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_7", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_7", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_7", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_7", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_7", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_7", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_7", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_7", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_7", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_7", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_7", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_7", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_7", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_7", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_7", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_7", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_7", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_7", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_7", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_7", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_7", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_7", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_7", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_7", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_7", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_7", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_7", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_7", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_7", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_7", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_7", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_7", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_7", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_7", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_7", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_7", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_7", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_7", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_7", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_7", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_7", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_7", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_7", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_7", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_7", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_7", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_7", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_7", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_7", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_7", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_7", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_7", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_7", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_7", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_7", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_7", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_7", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_7", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_7", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_7", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_7", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_7", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_7", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_7", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_7", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_7", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_7", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_NE2A0_7", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_7", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_7", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_7", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_7", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_7", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_7", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_7", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_7", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_7", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_7", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_7", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_7", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_7", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_7", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_7", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_7", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_7", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_7", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_7", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_7", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_7", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_7", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_7", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_7", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_7", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_7", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_90_7", "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_7", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_7", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_7", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_7", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_7", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_7", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_7", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_7", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_7", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_7", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_7", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_7", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_7", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_7", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_7", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_7", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_7", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_7", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_7", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_7", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_7", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_7", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_7", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_7", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_7", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_7", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_7", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_7", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_7", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_7", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_7", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_7", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_7", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_7", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_7", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_7", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_7", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_7", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_7", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_7", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_7", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_7", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_7", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_7", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_7", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_7", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_7", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_7", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_7", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_7", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_7", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_7", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_7", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_7", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_7", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_7", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_7", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_6", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_6", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_6", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_6", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_6", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_6", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_6", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_6", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_6", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_6", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_6", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_6", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_6", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_6", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_6", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_6", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_6", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_6", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_6", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_6", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_6", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_6", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_6", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_6", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_6", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_6", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_6", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_6", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_6", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_6", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_6", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_6", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_6", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_6", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_6", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_6", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_6", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_6", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_6", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_6", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_6", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_6", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_6", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_6", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_6", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_6", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_6", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_6", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_6", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_6", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_6", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_6", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_6", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_6", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_6", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_6", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_6", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_6", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_6", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_6", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_6", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_6", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_6", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_6", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_6", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_6", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_6", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_6", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_6", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_6", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_6", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_6", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_6", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_6", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_6", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_6", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_6", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_6", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_6", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_6", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_6", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_6", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_6", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_6", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_6", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_6", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_6", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_6", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_6", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_6", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_6", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_6", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_6", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_6", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_6", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_6", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_6", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_6", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_6", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_6", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_6", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_6", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_6", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_6", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_MONITOR_N_6", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_6", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_6", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_6", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_6", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_6", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_6", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_1", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_5", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_5", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_5", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_5", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_5", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_5", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_5", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_5", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_5", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_5", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_5", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_5", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_5", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_5", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_5", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_5", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_5", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_5", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_5", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_5", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_5", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_5", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_5", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_5", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_5", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_5", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_5", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_5", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_5", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_5", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_5", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_5", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_5", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_5", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_5", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_5", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_5", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_5", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_5", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_5", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_5", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_5", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_5", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_5", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_5", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_5", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_5", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_5", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_5", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_5", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_5", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_5", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_5", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_5", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_5", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_5", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_5", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_5", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_5", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_5", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_5", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_5", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_5", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_5", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_5", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_5", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_5", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_5", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_5", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_5", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_5", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_5", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_5", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_5", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_5", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_5", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_5", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_5", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_5", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_5", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_5", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_5", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_5", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_5", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_5", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_5", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_5", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_5", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_5", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_5", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_5", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_5", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_5", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_5", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_5", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_5", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_5", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_5", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_5", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_5", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_5", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_5", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_5", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_5", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_5", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_5", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_5", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_5", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_4", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_4", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_4", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_4", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_4", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_4", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_4", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_4", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_4", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_4", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_4", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_4", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_4", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_4", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_4", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_4", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_4", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_4", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_4", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_4", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_4", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_4", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_4", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_4", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_4", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_4", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_4", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_4", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_4", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_4", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_4", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_4", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_4", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_4", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_4", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_4", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_4", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_4", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_4", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_4", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_4", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_4", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_4", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_4", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_4", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_4", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_4", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_4", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_4", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_4", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_4", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_4", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_4", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_4", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_4", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_4", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_4", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_4", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_4", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_22", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_3", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_3", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_3", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_3", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_3", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_3", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_3", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_3", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_3", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_3", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_3", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_3", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_3", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_3", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_3", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_3", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_3", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_3", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_3", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_3", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_3", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_3", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_3", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_3", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_3", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_3", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_3", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_3", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_3", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_3", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_3", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_3", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_3", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_3", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_3", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_3", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_3", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_3", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_3", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_3", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_3", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_3", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_3", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_3", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_3", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_3", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_3", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_3", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_3", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_3", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_3", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_3", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_3", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_3", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_3", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_3", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_3", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_3", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_2", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_2", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_2", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_2", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_2", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_2", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_2", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_2", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_2", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_2", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_2", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_2", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_2", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_2", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_2", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_2", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_2", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_2", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_2", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_2", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_2", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_2", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_2", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_2", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_2", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_2", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_2", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_2", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_2", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_2", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_2", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_2", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_2", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_2", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_2", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_2", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_2", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_2", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_2", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_2", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_2", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_2", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_2", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_2", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_2", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_2", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_2", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_2", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_2", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_2", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_2", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_2", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_2", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_2", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_2", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_2", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_2", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_2", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_2", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_44", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_1", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_1", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_1", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_1", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_1", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_1", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_1", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_1", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_1", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_1", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_1", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_1", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_1", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_1", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_1", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_1", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_1", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_1", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_1", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_1", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_1", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_1", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_1", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_1", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_1", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_1", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_1", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_1", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_1", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_1", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_1", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_1", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_1", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_1", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_1", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_1", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_1", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_1", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_1", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_1", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_1", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_1", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_1", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_1", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_1", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_1", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_1", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS18_1", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_1", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_1", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_1", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_1", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_1", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_1", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_1", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_1", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_1", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 6 ], "tile_types": [ "CMT_FIFO_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_FIFO_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "CMT_FIFO_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "CMT_FIFO_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "CMT_FIFO_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "CMT_FIFO_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "CMT_FIFO_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "CMT_FIFO_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "CMT_FIFO_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "CMT_FIFO_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "CMT_FIFO_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "CMT_FIFO_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "CMT_FIFO_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "CMT_FIFO_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "CMT_FIFO_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "CMT_FIFO_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "CMT_FIFO_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "CMT_FIFO_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "CMT_FIFO_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "CMT_FIFO_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "CMT_FIFO_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "CMT_FIFO_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "CMT_FIFO_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "CMT_FIFO_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "CMT_FIFO_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "CMT_FIFO_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "CMT_FIFO_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "CMT_FIFO_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "CMT_FIFO_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "CMT_FIFO_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "CMT_FIFO_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "CMT_FIFO_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "CMT_FIFO_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "CMT_FIFO_LH1_0", "INT_INTERFACE_LH1" ], [ "CMT_FIFO_LH2_0", "INT_INTERFACE_LH2" ], [ "CMT_FIFO_LH3_0", "INT_INTERFACE_LH3" ], [ "CMT_FIFO_LH4_0", "INT_INTERFACE_LH4" ], [ "CMT_FIFO_LH5_0", "INT_INTERFACE_LH5" ], [ "CMT_FIFO_LH6_0", "INT_INTERFACE_LH6" ], [ "CMT_FIFO_LH7_0", "INT_INTERFACE_LH7" ], [ "CMT_FIFO_LH8_0", "INT_INTERFACE_LH8" ], [ "CMT_FIFO_LH9_0", "INT_INTERFACE_LH9" ], [ "CMT_FIFO_LH10_0", "INT_INTERFACE_LH10" ], [ "CMT_FIFO_LH11_0", "INT_INTERFACE_LH11" ], [ "CMT_FIFO_LH12_0", "INT_INTERFACE_LH12" ], [ "CMT_FIFO_L_BYP0_0", "INT_INTERFACE_BYP0" ], [ "CMT_FIFO_L_BYP1_0", "INT_INTERFACE_BYP1" ], [ "CMT_FIFO_L_BYP2_0", "INT_INTERFACE_BYP2" ], [ "CMT_FIFO_L_BYP3_0", "INT_INTERFACE_BYP3" ], [ "CMT_FIFO_L_BYP4_0", "INT_INTERFACE_BYP4" ], [ "CMT_FIFO_L_BYP5_0", "INT_INTERFACE_BYP5" ], [ "CMT_FIFO_L_BYP6_0", "INT_INTERFACE_BYP6" ], [ "CMT_FIFO_L_BYP7_0", "INT_INTERFACE_BYP7" ], [ "CMT_FIFO_L_CLK0_0", "INT_INTERFACE_CLK0" ], [ "CMT_FIFO_L_CLK1_0", "INT_INTERFACE_CLK1" ], [ "CMT_FIFO_L_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "CMT_FIFO_L_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "CMT_FIFO_L_FAN0_0", "INT_INTERFACE_FAN0" ], [ "CMT_FIFO_L_FAN1_0", "INT_INTERFACE_FAN1" ], [ "CMT_FIFO_L_FAN2_0", "INT_INTERFACE_FAN2" ], [ "CMT_FIFO_L_FAN3_0", "INT_INTERFACE_FAN3" ], [ "CMT_FIFO_L_FAN4_0", "INT_INTERFACE_FAN4" ], [ "CMT_FIFO_L_FAN5_0", "INT_INTERFACE_FAN5" ], [ "CMT_FIFO_L_FAN6_0", "INT_INTERFACE_FAN6" ], [ "CMT_FIFO_L_FAN7_0", "INT_INTERFACE_FAN7" ], [ "CMT_FIFO_L_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "CMT_FIFO_L_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "CMT_FIFO_L_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "CMT_FIFO_L_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "CMT_FIFO_L_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "CMT_FIFO_L_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "CMT_FIFO_L_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "CMT_FIFO_L_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "CMT_FIFO_L_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "CMT_FIFO_L_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "CMT_FIFO_L_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "CMT_FIFO_L_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "CMT_FIFO_L_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "CMT_FIFO_L_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "CMT_FIFO_L_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "CMT_FIFO_L_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "CMT_FIFO_L_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "CMT_FIFO_L_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "CMT_FIFO_L_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "CMT_FIFO_L_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "CMT_FIFO_L_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "CMT_FIFO_L_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "CMT_FIFO_L_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "CMT_FIFO_L_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "CMT_FIFO_L_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "CMT_FIFO_L_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "CMT_FIFO_L_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "CMT_FIFO_L_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "CMT_FIFO_L_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "CMT_FIFO_L_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "CMT_FIFO_L_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "CMT_FIFO_L_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "CMT_FIFO_L_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "CMT_FIFO_L_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "CMT_FIFO_L_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "CMT_FIFO_L_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "CMT_FIFO_L_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "CMT_FIFO_L_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "CMT_FIFO_L_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "CMT_FIFO_L_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "CMT_FIFO_L_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "CMT_FIFO_L_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "CMT_FIFO_L_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "CMT_FIFO_L_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "CMT_FIFO_L_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "CMT_FIFO_L_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "CMT_FIFO_L_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "CMT_FIFO_L_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "CMT_FIFO_L_LOGIC_OUTS0_0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_FIFO_L_LOGIC_OUTS1_0", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "CMT_FIFO_L_LOGIC_OUTS2_0", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_FIFO_L_LOGIC_OUTS3_0", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "CMT_FIFO_L_LOGIC_OUTS4_0", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "CMT_FIFO_L_LOGIC_OUTS5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_FIFO_L_LOGIC_OUTS6_0", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "CMT_FIFO_L_LOGIC_OUTS7_0", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_FIFO_L_LOGIC_OUTS8_0", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_FIFO_L_LOGIC_OUTS9_0", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "CMT_FIFO_L_LOGIC_OUTS10_0", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_FIFO_L_LOGIC_OUTS11_0", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "CMT_FIFO_L_LOGIC_OUTS12_0", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "CMT_FIFO_L_LOGIC_OUTS13_0", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_FIFO_L_LOGIC_OUTS14_0", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "CMT_FIFO_L_LOGIC_OUTS15_0", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_FIFO_L_LOGIC_OUTS16_0", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_FIFO_L_LOGIC_OUTS17_0", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_FIFO_L_LOGIC_OUTS18_0", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_FIFO_L_LOGIC_OUTS19_0", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_FIFO_L_LOGIC_OUTS20_0", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_FIFO_L_LOGIC_OUTS21_0", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_FIFO_L_LOGIC_OUTS22_0", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_FIFO_L_LOGIC_OUTS23_0", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_FIFO_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "CMT_FIFO_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "CMT_FIFO_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "CMT_FIFO_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "CMT_FIFO_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "CMT_FIFO_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "CMT_FIFO_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "CMT_FIFO_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "CMT_FIFO_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "CMT_FIFO_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "CMT_FIFO_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "CMT_FIFO_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "CMT_FIFO_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "CMT_FIFO_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "CMT_FIFO_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "CMT_FIFO_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "CMT_FIFO_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "CMT_FIFO_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "CMT_FIFO_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "CMT_FIFO_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "CMT_FIFO_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "CMT_FIFO_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "CMT_FIFO_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "CMT_FIFO_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "CMT_FIFO_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "CMT_FIFO_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "CMT_FIFO_PHASER_TO_IO_ICLKDIV_0", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "CMT_FIFO_PHASER_TO_IO_ICLK_0", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLK1X_0", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "CMT_FIFO_PHASER_TO_IO_OCLKDIV_0", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "CMT_FIFO_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "CMT_FIFO_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "CMT_FIFO_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "CMT_FIFO_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "CMT_FIFO_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "CMT_FIFO_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "CMT_FIFO_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "CMT_FIFO_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "CMT_FIFO_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "CMT_FIFO_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "CMT_FIFO_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "CMT_FIFO_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "CMT_FIFO_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "CMT_FIFO_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "CMT_FIFO_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "CMT_FIFO_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "CMT_FIFO_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "CMT_FIFO_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "CMT_FIFO_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "CMT_FIFO_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "CMT_FIFO_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "CMT_FIFO_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "CMT_FIFO_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "CMT_FIFO_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "CMT_FIFO_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "CMT_FIFO_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "CMT_FIFO_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "CMT_FIFO_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "CMT_FIFO_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "CMT_FIFO_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "CMT_FIFO_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "CMT_FIFO_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "CMT_FIFO_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "CMT_FIFO_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "CMT_FIFO_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "CMT_FIFO_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "CMT_FIFO_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "CMT_FIFO_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "CMT_FIFO_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "CMT_FIFO_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "CMT_FIFO_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "CMT_FIFO_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "CMT_FIFO_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "CMT_FIFO_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "CMT_FIFO_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "CMT_FIFO_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "CMT_FIFO_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "CMT_FIFO_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "CMT_FIFO_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "CMT_FIFO_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "CMT_FIFO_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "CMT_FIFO_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "CMT_FIFO_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "CMT_FIFO_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "CMT_FIFO_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "CMT_FIFO_WW4END3_0", "INT_INTERFACE_WW4END3" ], [ "FIFO_DQS_IOTOPHASER_66", "L_INT_INTER_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, -8 ], "tile_types": [ "CMT_PMV", "CMT_TOP_R_LOWER_B" ], "wire_pairs": [ [ "CMT_PMV_BYP0", "CMT_TOP_BYP0_0" ], [ "CMT_PMV_BYP1", "CMT_TOP_BYP1_0" ], [ "CMT_PMV_BYP2", "CMT_TOP_BYP2_0" ], [ "CMT_PMV_BYP3", "CMT_TOP_BYP3_0" ], [ "CMT_PMV_BYP4", "CMT_TOP_BYP4_0" ], [ "CMT_PMV_BYP5", "CMT_TOP_BYP5_0" ], [ "CMT_PMV_BYP6", "CMT_TOP_BYP6_0" ], [ "CMT_PMV_BYP7", "CMT_TOP_BYP7_0" ], [ "CMT_PMV_CLK0", "CMT_TOP_CLK0_0" ], [ "CMT_PMV_CLK1", "CMT_TOP_CLK1_0" ], [ "CMT_PMV_CTRL0", "CMT_TOP_CTRL0_0" ], [ "CMT_PMV_CTRL1", "CMT_TOP_CTRL1_0" ], [ "CMT_PMV_EE2A0", "CMT_TOP_EE2A0_0" ], [ "CMT_PMV_EE2A1", "CMT_TOP_EE2A1_0" ], [ "CMT_PMV_EE2A2", "CMT_TOP_EE2A2_0" ], [ "CMT_PMV_EE2A3", "CMT_TOP_EE2A3_0" ], [ "CMT_PMV_EE2BEG0", "CMT_TOP_EE2BEG0_0" ], [ "CMT_PMV_EE2BEG1", "CMT_TOP_EE2BEG1_0" ], [ "CMT_PMV_EE2BEG2", "CMT_TOP_EE2BEG2_0" ], [ "CMT_PMV_EE2BEG3", "CMT_TOP_EE2BEG3_0" ], [ "CMT_PMV_EE4A0", "CMT_TOP_EE4A0_0" ], [ "CMT_PMV_EE4A1", "CMT_TOP_EE4A1_0" ], [ "CMT_PMV_EE4A2", "CMT_TOP_EE4A2_0" ], [ "CMT_PMV_EE4A3", "CMT_TOP_EE4A3_0" ], [ "CMT_PMV_EE4B0", "CMT_TOP_EE4B0_0" ], [ "CMT_PMV_EE4B1", "CMT_TOP_EE4B1_0" ], [ "CMT_PMV_EE4B2", "CMT_TOP_EE4B2_0" ], [ "CMT_PMV_EE4B3", "CMT_TOP_EE4B3_0" ], [ "CMT_PMV_EE4BEG0", "CMT_TOP_EE4BEG0_0" ], [ "CMT_PMV_EE4BEG1", "CMT_TOP_EE4BEG1_0" ], [ "CMT_PMV_EE4BEG2", "CMT_TOP_EE4BEG2_0" ], [ "CMT_PMV_EE4BEG3", "CMT_TOP_EE4BEG3_0" ], [ "CMT_PMV_EE4C0", "CMT_TOP_EE4C0_0" ], [ "CMT_PMV_EE4C1", "CMT_TOP_EE4C1_0" ], [ "CMT_PMV_EE4C2", "CMT_TOP_EE4C2_0" ], [ "CMT_PMV_EE4C3", "CMT_TOP_EE4C3_0" ], [ "CMT_PMV_EL1BEG0", "CMT_TOP_EL1BEG0_0" ], [ "CMT_PMV_EL1BEG1", "CMT_TOP_EL1BEG1_0" ], [ "CMT_PMV_EL1BEG2", "CMT_TOP_EL1BEG2_0" ], [ "CMT_PMV_EL1BEG3", "CMT_TOP_EL1BEG3_0" ], [ "CMT_PMV_ER1BEG0", "CMT_TOP_ER1BEG0_0" ], [ "CMT_PMV_ER1BEG1", "CMT_TOP_ER1BEG1_0" ], [ "CMT_PMV_ER1BEG2", "CMT_TOP_ER1BEG2_0" ], [ "CMT_PMV_ER1BEG3", "CMT_TOP_ER1BEG3_0" ], [ "CMT_PMV_FAN0", "CMT_TOP_FAN0_0" ], [ "CMT_PMV_FAN1", "CMT_TOP_FAN1_0" ], [ "CMT_PMV_FAN2", "CMT_TOP_FAN2_0" ], [ "CMT_PMV_FAN3", "CMT_TOP_FAN3_0" ], [ "CMT_PMV_FAN4", "CMT_TOP_FAN4_0" ], [ "CMT_PMV_FAN5", "CMT_TOP_FAN5_0" ], [ "CMT_PMV_FAN6", "CMT_TOP_FAN6_0" ], [ "CMT_PMV_FAN7", "CMT_TOP_FAN7_0" ], [ "CMT_PMV_IMUX0", "CMT_TOP_IMUX0_0" ], [ "CMT_PMV_IMUX1", "CMT_TOP_IMUX1_0" ], [ "CMT_PMV_IMUX2", "CMT_TOP_IMUX2_0" ], [ "CMT_PMV_IMUX3", "CMT_TOP_IMUX3_0" ], [ "CMT_PMV_IMUX4", "CMT_TOP_IMUX4_0" ], [ "CMT_PMV_IMUX5", "CMT_TOP_IMUX5_0" ], [ "CMT_PMV_IMUX6", "CMT_TOP_IMUX6_0" ], [ "CMT_PMV_IMUX7", "CMT_TOP_IMUX7_0" ], [ "CMT_PMV_IMUX8", "CMT_TOP_IMUX8_0" ], [ "CMT_PMV_IMUX9", "CMT_TOP_IMUX9_0" ], [ "CMT_PMV_IMUX10", "CMT_TOP_IMUX10_0" ], [ "CMT_PMV_IMUX11", "CMT_TOP_IMUX11_0" ], [ "CMT_PMV_IMUX12", "CMT_TOP_IMUX12_0" ], [ "CMT_PMV_IMUX13", "CMT_TOP_IMUX13_0" ], [ "CMT_PMV_IMUX14", "CMT_TOP_IMUX14_0" ], [ "CMT_PMV_IMUX15", "CMT_TOP_IMUX15_0" ], [ "CMT_PMV_IMUX16", "CMT_TOP_IMUX16_0" ], [ "CMT_PMV_IMUX17", "CMT_TOP_IMUX17_0" ], [ "CMT_PMV_IMUX18", "CMT_TOP_IMUX18_0" ], [ "CMT_PMV_IMUX19", "CMT_TOP_IMUX19_0" ], [ "CMT_PMV_IMUX20", "CMT_TOP_IMUX20_0" ], [ "CMT_PMV_IMUX21", "CMT_TOP_IMUX21_0" ], [ "CMT_PMV_IMUX22", "CMT_TOP_IMUX22_0" ], [ "CMT_PMV_IMUX23", "CMT_TOP_IMUX23_0" ], [ "CMT_PMV_IMUX24", "CMT_TOP_IMUX24_0" ], [ "CMT_PMV_IMUX25", "CMT_TOP_IMUX25_0" ], [ "CMT_PMV_IMUX26", "CMT_TOP_IMUX26_0" ], [ "CMT_PMV_IMUX27", "CMT_TOP_IMUX27_0" ], [ "CMT_PMV_IMUX28", "CMT_TOP_IMUX28_0" ], [ "CMT_PMV_IMUX29", "CMT_TOP_IMUX29_0" ], [ "CMT_PMV_IMUX30", "CMT_TOP_IMUX30_0" ], [ "CMT_PMV_IMUX31", "CMT_TOP_IMUX31_0" ], [ "CMT_PMV_IMUX32", "CMT_TOP_IMUX32_0" ], [ "CMT_PMV_IMUX33", "CMT_TOP_IMUX33_0" ], [ "CMT_PMV_IMUX34", "CMT_TOP_IMUX34_0" ], [ "CMT_PMV_IMUX35", "CMT_TOP_IMUX35_0" ], [ "CMT_PMV_IMUX36", "CMT_TOP_IMUX36_0" ], [ "CMT_PMV_IMUX37", "CMT_TOP_IMUX37_0" ], [ "CMT_PMV_IMUX38", "CMT_TOP_IMUX38_0" ], [ "CMT_PMV_IMUX39", "CMT_TOP_IMUX39_0" ], [ "CMT_PMV_IMUX40", "CMT_TOP_IMUX40_0" ], [ "CMT_PMV_IMUX41", "CMT_TOP_IMUX41_0" ], [ "CMT_PMV_IMUX42", "CMT_TOP_IMUX42_0" ], [ "CMT_PMV_IMUX43", "CMT_TOP_IMUX43_0" ], [ "CMT_PMV_IMUX44", "CMT_TOP_IMUX44_0" ], [ "CMT_PMV_IMUX45", "CMT_TOP_IMUX45_0" ], [ "CMT_PMV_IMUX46", "CMT_TOP_IMUX46_0" ], [ "CMT_PMV_IMUX47", "CMT_TOP_IMUX47_0" ], [ "CMT_PMV_LH1", "CMT_TOP_LH1_0" ], [ "CMT_PMV_LH2", "CMT_TOP_LH2_0" ], [ "CMT_PMV_LH3", "CMT_TOP_LH3_0" ], [ "CMT_PMV_LH4", "CMT_TOP_LH4_0" ], [ "CMT_PMV_LH5", "CMT_TOP_LH5_0" ], [ "CMT_PMV_LH6", "CMT_TOP_LH6_0" ], [ "CMT_PMV_LH7", "CMT_TOP_LH7_0" ], [ "CMT_PMV_LH8", "CMT_TOP_LH8_0" ], [ "CMT_PMV_LH9", "CMT_TOP_LH9_0" ], [ "CMT_PMV_LH10", "CMT_TOP_LH10_0" ], [ "CMT_PMV_LH11", "CMT_TOP_LH11_0" ], [ "CMT_PMV_LH12", "CMT_TOP_LH12_0" ], [ "CMT_PMV_LOGIC_OUTS0", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_PMV_LOGIC_OUTS2", "CMT_TOP_LOGIC_OUTS_L_B2_0" ], [ "CMT_PMV_LOGIC_OUTS5", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_PMV_LOGIC_OUTS7", "CMT_TOP_LOGIC_OUTS_L_B7_0" ], [ "CMT_PMV_LOGIC_OUTS8", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_PMV_LOGIC_OUTS10", "CMT_TOP_LOGIC_OUTS_L_B10_0" ], [ "CMT_PMV_LOGIC_OUTS13", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_PMV_LOGIC_OUTS15", "CMT_TOP_LOGIC_OUTS_L_B15_0" ], [ "CMT_PMV_LOGIC_OUTS16", "CMT_TOP_LOGIC_OUTS_L_B16_0" ], [ "CMT_PMV_LOGIC_OUTS17", "CMT_TOP_LOGIC_OUTS_L_B17_0" ], [ "CMT_PMV_LOGIC_OUTS18", "CMT_TOP_LOGIC_OUTS_L_B18_0" ], [ "CMT_PMV_LOGIC_OUTS19", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_PMV_LOGIC_OUTS20", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_PMV_LOGIC_OUTS21", "CMT_TOP_LOGIC_OUTS_L_B21_0" ], [ "CMT_PMV_LOGIC_OUTS22", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_PMV_LOGIC_OUTS23", "CMT_TOP_LOGIC_OUTS_L_B23_0" ], [ "CMT_PMV_NE2A0", "CMT_TOP_NE2A0_0" ], [ "CMT_PMV_NE2A1", "CMT_TOP_NE2A1_0" ], [ "CMT_PMV_NE2A2", "CMT_TOP_NE2A2_0" ], [ "CMT_PMV_NE2A3", "CMT_TOP_NE2A3_0" ], [ "CMT_PMV_NE4BEG0", "CMT_TOP_NE4BEG0_0" ], [ "CMT_PMV_NE4BEG1", "CMT_TOP_NE4BEG1_0" ], [ "CMT_PMV_NE4BEG2", "CMT_TOP_NE4BEG2_0" ], [ "CMT_PMV_NE4BEG3", "CMT_TOP_NE4BEG3_0" ], [ "CMT_PMV_NE4C0", "CMT_TOP_NE4C0_0" ], [ "CMT_PMV_NE4C1", "CMT_TOP_NE4C1_0" ], [ "CMT_PMV_NE4C2", "CMT_TOP_NE4C2_0" ], [ "CMT_PMV_NE4C3", "CMT_TOP_NE4C3_0" ], [ "CMT_PMV_NW2A0", "CMT_TOP_NW2A0_0" ], [ "CMT_PMV_NW2A1", "CMT_TOP_NW2A1_0" ], [ "CMT_PMV_NW2A2", "CMT_TOP_NW2A2_0" ], [ "CMT_PMV_NW2A3", "CMT_TOP_NW2A3_0" ], [ "CMT_PMV_NW4A0", "CMT_TOP_NW4A0_0" ], [ "CMT_PMV_NW4A1", "CMT_TOP_NW4A1_0" ], [ "CMT_PMV_NW4A2", "CMT_TOP_NW4A2_0" ], [ "CMT_PMV_NW4A3", "CMT_TOP_NW4A3_0" ], [ "CMT_PMV_NW4END0", "CMT_TOP_NW4END0_0" ], [ "CMT_PMV_NW4END1", "CMT_TOP_NW4END1_0" ], [ "CMT_PMV_NW4END2", "CMT_TOP_NW4END2_0" ], [ "CMT_PMV_NW4END3", "CMT_TOP_NW4END3_0" ], [ "CMT_PMV_SE2A0", "CMT_TOP_SE2A0_0" ], [ "CMT_PMV_SE2A1", "CMT_TOP_SE2A1_0" ], [ "CMT_PMV_SE2A2", "CMT_TOP_SE2A2_0" ], [ "CMT_PMV_SE2A3", "CMT_TOP_SE2A3_0" ], [ "CMT_PMV_SE4BEG0", "CMT_TOP_SE4BEG0_0" ], [ "CMT_PMV_SE4BEG1", "CMT_TOP_SE4BEG1_0" ], [ "CMT_PMV_SE4BEG2", "CMT_TOP_SE4BEG2_0" ], [ "CMT_PMV_SE4BEG3", "CMT_TOP_SE4BEG3_0" ], [ "CMT_PMV_SE4C0", "CMT_TOP_SE4C0_0" ], [ "CMT_PMV_SE4C1", "CMT_TOP_SE4C1_0" ], [ "CMT_PMV_SE4C2", "CMT_TOP_SE4C2_0" ], [ "CMT_PMV_SE4C3", "CMT_TOP_SE4C3_0" ], [ "CMT_PMV_SW2A0", "CMT_TOP_SW2A0_0" ], [ "CMT_PMV_SW2A1", "CMT_TOP_SW2A1_0" ], [ "CMT_PMV_SW2A2", "CMT_TOP_SW2A2_0" ], [ "CMT_PMV_SW2A3", "CMT_TOP_SW2A3_0" ], [ "CMT_PMV_SW4A0", "CMT_TOP_SW4A0_0" ], [ "CMT_PMV_SW4A1", "CMT_TOP_SW4A1_0" ], [ "CMT_PMV_SW4A2", "CMT_TOP_SW4A2_0" ], [ "CMT_PMV_SW4A3", "CMT_TOP_SW4A3_0" ], [ "CMT_PMV_SW4END0", "CMT_TOP_SW4END0_0" ], [ "CMT_PMV_SW4END1", "CMT_TOP_SW4END1_0" ], [ "CMT_PMV_SW4END2", "CMT_TOP_SW4END2_0" ], [ "CMT_PMV_SW4END3", "CMT_TOP_SW4END3_0" ], [ "CMT_PMV_WL1END0", "CMT_TOP_WL1END0_0" ], [ "CMT_PMV_WL1END1", "CMT_TOP_WL1END1_0" ], [ "CMT_PMV_WL1END2", "CMT_TOP_WL1END2_0" ], [ "CMT_PMV_WL1END3", "CMT_TOP_WL1END3_0" ], [ "CMT_PMV_WR1END0", "CMT_TOP_WR1END0_0" ], [ "CMT_PMV_WR1END1", "CMT_TOP_WR1END1_0" ], [ "CMT_PMV_WR1END2", "CMT_TOP_WR1END2_0" ], [ "CMT_PMV_WR1END3", "CMT_TOP_WR1END3_0" ], [ "CMT_PMV_WW2A0", "CMT_TOP_WW2A0_0" ], [ "CMT_PMV_WW2A1", "CMT_TOP_WW2A1_0" ], [ "CMT_PMV_WW2A2", "CMT_TOP_WW2A2_0" ], [ "CMT_PMV_WW2A3", "CMT_TOP_WW2A3_0" ], [ "CMT_PMV_WW2END0", "CMT_TOP_WW2END0_0" ], [ "CMT_PMV_WW2END1", "CMT_TOP_WW2END1_0" ], [ "CMT_PMV_WW2END2", "CMT_TOP_WW2END2_0" ], [ "CMT_PMV_WW2END3", "CMT_TOP_WW2END3_0" ], [ "CMT_PMV_WW4A0", "CMT_TOP_WW4A0_0" ], [ "CMT_PMV_WW4A1", "CMT_TOP_WW4A1_0" ], [ "CMT_PMV_WW4A2", "CMT_TOP_WW4A2_0" ], [ "CMT_PMV_WW4A3", "CMT_TOP_WW4A3_0" ], [ "CMT_PMV_WW4B0", "CMT_TOP_WW4B0_0" ], [ "CMT_PMV_WW4B1", "CMT_TOP_WW4B1_0" ], [ "CMT_PMV_WW4B2", "CMT_TOP_WW4B2_0" ], [ "CMT_PMV_WW4B3", "CMT_TOP_WW4B3_0" ], [ "CMT_PMV_WW4C0", "CMT_TOP_WW4C0_0" ], [ "CMT_PMV_WW4C1", "CMT_TOP_WW4C1_0" ], [ "CMT_PMV_WW4C2", "CMT_TOP_WW4C2_0" ], [ "CMT_PMV_WW4C3", "CMT_TOP_WW4C3_0" ], [ "CMT_PMV_WW4END0", "CMT_TOP_WW4END0_0" ], [ "CMT_PMV_WW4END1", "CMT_TOP_WW4END1_0" ], [ "CMT_PMV_WW4END2", "CMT_TOP_WW4END2_0" ], [ "CMT_PMV_WW4END3", "CMT_TOP_WW4END3_0" ], [ "L_TERM_INT_PHASER_TO_IO_ICLK", "CMT_TOP_ICLK_0" ], [ "L_TERM_INT_PHASER_TO_IO_ICLKDIV", "CMT_TOP_ICLKDIV_0" ], [ "L_TERM_INT_PHASER_TO_IO_OCLK", "CMT_TOP_OCLK_0" ], [ "L_TERM_INT_PHASER_TO_IO_OCLKDIV", "CMT_TOP_OCLKDIV_0" ] ] }, { "grid_deltas": [ 1, 7 ], "tile_types": [ "CMT_PMV", "CMT_TOP_R_UPPER_T" ], "wire_pairs": [ [ "CMT_PMV_BYP0", "CMT_TOP_BYP0_12" ], [ "CMT_PMV_BYP1", "CMT_TOP_BYP1_12" ], [ "CMT_PMV_BYP2", "CMT_TOP_BYP2_12" ], [ "CMT_PMV_BYP3", "CMT_TOP_BYP3_12" ], [ "CMT_PMV_BYP4", "CMT_TOP_BYP4_12" ], [ "CMT_PMV_BYP5", "CMT_TOP_BYP5_12" ], [ "CMT_PMV_BYP6", "CMT_TOP_BYP6_12" ], [ "CMT_PMV_BYP7", "CMT_TOP_BYP7_12" ], [ "CMT_PMV_CLK0", "CMT_TOP_CLK0_12" ], [ "CMT_PMV_CLK1", "CMT_TOP_CLK1_12" ], [ "CMT_PMV_CTRL0", "CMT_TOP_CTRL0_12" ], [ "CMT_PMV_CTRL1", "CMT_TOP_CTRL1_12" ], [ "CMT_PMV_EE2A0", "CMT_TOP_EE2A0_12" ], [ "CMT_PMV_EE2A1", "CMT_TOP_EE2A1_12" ], [ "CMT_PMV_EE2A2", "CMT_TOP_EE2A2_12" ], [ "CMT_PMV_EE2A3", "CMT_TOP_EE2A3_12" ], [ "CMT_PMV_EE2BEG0", "CMT_TOP_EE2BEG0_12" ], [ "CMT_PMV_EE2BEG1", "CMT_TOP_EE2BEG1_12" ], [ "CMT_PMV_EE2BEG2", "CMT_TOP_EE2BEG2_12" ], [ "CMT_PMV_EE2BEG3", "CMT_TOP_EE2BEG3_12" ], [ "CMT_PMV_EE4A0", "CMT_TOP_EE4A0_12" ], [ "CMT_PMV_EE4A1", "CMT_TOP_EE4A1_12" ], [ "CMT_PMV_EE4A2", "CMT_TOP_EE4A2_12" ], [ "CMT_PMV_EE4A3", "CMT_TOP_EE4A3_12" ], [ "CMT_PMV_EE4B0", "CMT_TOP_EE4B0_12" ], [ "CMT_PMV_EE4B1", "CMT_TOP_EE4B1_12" ], [ "CMT_PMV_EE4B2", "CMT_TOP_EE4B2_12" ], [ "CMT_PMV_EE4B3", "CMT_TOP_EE4B3_12" ], [ "CMT_PMV_EE4BEG0", "CMT_TOP_EE4BEG0_12" ], [ "CMT_PMV_EE4BEG1", "CMT_TOP_EE4BEG1_12" ], [ "CMT_PMV_EE4BEG2", "CMT_TOP_EE4BEG2_12" ], [ "CMT_PMV_EE4BEG3", "CMT_TOP_EE4BEG3_12" ], [ "CMT_PMV_EE4C0", "CMT_TOP_EE4C0_12" ], [ "CMT_PMV_EE4C1", "CMT_TOP_EE4C1_12" ], [ "CMT_PMV_EE4C2", "CMT_TOP_EE4C2_12" ], [ "CMT_PMV_EE4C3", "CMT_TOP_EE4C3_12" ], [ "CMT_PMV_EL1BEG0", "CMT_TOP_EL1BEG0_12" ], [ "CMT_PMV_EL1BEG1", "CMT_TOP_EL1BEG1_12" ], [ "CMT_PMV_EL1BEG2", "CMT_TOP_EL1BEG2_12" ], [ "CMT_PMV_EL1BEG3", "CMT_TOP_EL1BEG3_12" ], [ "CMT_PMV_ER1BEG0", "CMT_TOP_ER1BEG0_12" ], [ "CMT_PMV_ER1BEG1", "CMT_TOP_ER1BEG1_12" ], [ "CMT_PMV_ER1BEG2", "CMT_TOP_ER1BEG2_12" ], [ "CMT_PMV_ER1BEG3", "CMT_TOP_ER1BEG3_12" ], [ "CMT_PMV_FAN0", "CMT_TOP_FAN0_12" ], [ "CMT_PMV_FAN1", "CMT_TOP_FAN1_12" ], [ "CMT_PMV_FAN2", "CMT_TOP_FAN2_12" ], [ "CMT_PMV_FAN3", "CMT_TOP_FAN3_12" ], [ "CMT_PMV_FAN4", "CMT_TOP_FAN4_12" ], [ "CMT_PMV_FAN5", "CMT_TOP_FAN5_12" ], [ "CMT_PMV_FAN6", "CMT_TOP_FAN6_12" ], [ "CMT_PMV_FAN7", "CMT_TOP_FAN7_12" ], [ "CMT_PMV_IMUX0", "CMT_TOP_IMUX0_12" ], [ "CMT_PMV_IMUX1", "CMT_TOP_IMUX1_12" ], [ "CMT_PMV_IMUX2", "CMT_TOP_IMUX2_12" ], [ "CMT_PMV_IMUX3", "CMT_TOP_IMUX3_12" ], [ "CMT_PMV_IMUX4", "CMT_TOP_IMUX4_12" ], [ "CMT_PMV_IMUX5", "CMT_TOP_IMUX5_12" ], [ "CMT_PMV_IMUX6", "CMT_TOP_IMUX6_12" ], [ "CMT_PMV_IMUX7", "CMT_TOP_IMUX7_12" ], [ "CMT_PMV_IMUX8", "CMT_TOP_IMUX8_12" ], [ "CMT_PMV_IMUX9", "CMT_TOP_IMUX9_12" ], [ "CMT_PMV_IMUX10", "CMT_TOP_IMUX10_12" ], [ "CMT_PMV_IMUX11", "CMT_TOP_IMUX11_12" ], [ "CMT_PMV_IMUX12", "CMT_TOP_IMUX12_12" ], [ "CMT_PMV_IMUX13", "CMT_TOP_IMUX13_12" ], [ "CMT_PMV_IMUX14", "CMT_TOP_IMUX14_12" ], [ "CMT_PMV_IMUX15", "CMT_TOP_IMUX15_12" ], [ "CMT_PMV_IMUX16", "CMT_TOP_IMUX16_12" ], [ "CMT_PMV_IMUX17", "CMT_TOP_IMUX17_12" ], [ "CMT_PMV_IMUX18", "CMT_TOP_IMUX18_12" ], [ "CMT_PMV_IMUX19", "CMT_TOP_IMUX19_12" ], [ "CMT_PMV_IMUX20", "CMT_TOP_IMUX20_12" ], [ "CMT_PMV_IMUX21", "CMT_TOP_IMUX21_12" ], [ "CMT_PMV_IMUX22", "CMT_TOP_IMUX22_12" ], [ "CMT_PMV_IMUX23", "CMT_TOP_IMUX23_12" ], [ "CMT_PMV_IMUX24", "CMT_TOP_IMUX24_12" ], [ "CMT_PMV_IMUX25", "CMT_TOP_IMUX25_12" ], [ "CMT_PMV_IMUX26", "CMT_TOP_IMUX26_12" ], [ "CMT_PMV_IMUX27", "CMT_TOP_IMUX27_12" ], [ "CMT_PMV_IMUX28", "CMT_TOP_IMUX28_12" ], [ "CMT_PMV_IMUX29", "CMT_TOP_IMUX29_12" ], [ "CMT_PMV_IMUX30", "CMT_TOP_IMUX30_12" ], [ "CMT_PMV_IMUX31", "CMT_TOP_IMUX31_12" ], [ "CMT_PMV_IMUX32", "CMT_TOP_IMUX32_12" ], [ "CMT_PMV_IMUX33", "CMT_TOP_IMUX33_12" ], [ "CMT_PMV_IMUX34", "CMT_TOP_IMUX34_12" ], [ "CMT_PMV_IMUX35", "CMT_TOP_IMUX35_12" ], [ "CMT_PMV_IMUX36", "CMT_TOP_IMUX36_12" ], [ "CMT_PMV_IMUX37", "CMT_TOP_IMUX37_12" ], [ "CMT_PMV_IMUX38", "CMT_TOP_IMUX38_12" ], [ "CMT_PMV_IMUX39", "CMT_TOP_IMUX39_12" ], [ "CMT_PMV_IMUX40", "CMT_TOP_IMUX40_12" ], [ "CMT_PMV_IMUX41", "CMT_TOP_IMUX41_12" ], [ "CMT_PMV_IMUX42", "CMT_TOP_IMUX42_12" ], [ "CMT_PMV_IMUX43", "CMT_TOP_IMUX43_12" ], [ "CMT_PMV_IMUX44", "CMT_TOP_IMUX44_12" ], [ "CMT_PMV_IMUX45", "CMT_TOP_IMUX45_12" ], [ "CMT_PMV_IMUX46", "CMT_TOP_IMUX46_12" ], [ "CMT_PMV_IMUX47", "CMT_TOP_IMUX47_12" ], [ "CMT_PMV_LH1", "CMT_TOP_LH1_12" ], [ "CMT_PMV_LH2", "CMT_TOP_LH2_12" ], [ "CMT_PMV_LH3", "CMT_TOP_LH3_12" ], [ "CMT_PMV_LH4", "CMT_TOP_LH4_12" ], [ "CMT_PMV_LH5", "CMT_TOP_LH5_12" ], [ "CMT_PMV_LH6", "CMT_TOP_LH6_12" ], [ "CMT_PMV_LH7", "CMT_TOP_LH7_12" ], [ "CMT_PMV_LH8", "CMT_TOP_LH8_12" ], [ "CMT_PMV_LH9", "CMT_TOP_LH9_12" ], [ "CMT_PMV_LH10", "CMT_TOP_LH10_12" ], [ "CMT_PMV_LH11", "CMT_TOP_LH11_12" ], [ "CMT_PMV_LH12", "CMT_TOP_LH12_12" ], [ "CMT_PMV_LOGIC_OUTS0", "CMT_TOP_LOGIC_OUTS_L_B0_12" ], [ "CMT_PMV_LOGIC_OUTS2", "CMT_TOP_LOGIC_OUTS_L_B2_12" ], [ "CMT_PMV_LOGIC_OUTS5", "CMT_TOP_LOGIC_OUTS_L_B5_12" ], [ "CMT_PMV_LOGIC_OUTS7", "CMT_TOP_LOGIC_OUTS_L_B7_12" ], [ "CMT_PMV_LOGIC_OUTS8", "CMT_TOP_LOGIC_OUTS_L_B8_12" ], [ "CMT_PMV_LOGIC_OUTS10", "CMT_TOP_LOGIC_OUTS_L_B10_12" ], [ "CMT_PMV_LOGIC_OUTS13", "CMT_TOP_LOGIC_OUTS_L_B13_12" ], [ "CMT_PMV_LOGIC_OUTS15", "CMT_TOP_LOGIC_OUTS_L_B15_12" ], [ "CMT_PMV_LOGIC_OUTS16", "CMT_TOP_LOGIC_OUTS_L_B16_12" ], [ "CMT_PMV_LOGIC_OUTS17", "CMT_TOP_LOGIC_OUTS_L_B17_12" ], [ "CMT_PMV_LOGIC_OUTS18", "CMT_TOP_LOGIC_OUTS_L_B18_12" ], [ "CMT_PMV_LOGIC_OUTS19", "CMT_TOP_LOGIC_OUTS_L_B19_12" ], [ "CMT_PMV_LOGIC_OUTS20", "CMT_TOP_LOGIC_OUTS_L_B20_12" ], [ "CMT_PMV_LOGIC_OUTS21", "CMT_TOP_LOGIC_OUTS_L_B21_12" ], [ "CMT_PMV_LOGIC_OUTS22", "CMT_TOP_LOGIC_OUTS_L_B22_12" ], [ "CMT_PMV_LOGIC_OUTS23", "CMT_TOP_LOGIC_OUTS_L_B23_12" ], [ "CMT_PMV_NE2A0", "CMT_TOP_NE2A0_12" ], [ "CMT_PMV_NE2A1", "CMT_TOP_NE2A1_12" ], [ "CMT_PMV_NE2A2", "CMT_TOP_NE2A2_12" ], [ "CMT_PMV_NE2A3", "CMT_TOP_NE2A3_12" ], [ "CMT_PMV_NE4BEG0", "CMT_TOP_NE4BEG0_12" ], [ "CMT_PMV_NE4BEG1", "CMT_TOP_NE4BEG1_12" ], [ "CMT_PMV_NE4BEG2", "CMT_TOP_NE4BEG2_12" ], [ "CMT_PMV_NE4BEG3", "CMT_TOP_NE4BEG3_12" ], [ "CMT_PMV_NE4C0", "CMT_TOP_NE4C0_12" ], [ "CMT_PMV_NE4C1", "CMT_TOP_NE4C1_12" ], [ "CMT_PMV_NE4C2", "CMT_TOP_NE4C2_12" ], [ "CMT_PMV_NE4C3", "CMT_TOP_NE4C3_12" ], [ "CMT_PMV_NW2A0", "CMT_TOP_NW2A0_12" ], [ "CMT_PMV_NW2A1", "CMT_TOP_NW2A1_12" ], [ "CMT_PMV_NW2A2", "CMT_TOP_NW2A2_12" ], [ "CMT_PMV_NW2A3", "CMT_TOP_NW2A3_12" ], [ "CMT_PMV_NW4A0", "CMT_TOP_NW4A0_12" ], [ "CMT_PMV_NW4A1", "CMT_TOP_NW4A1_12" ], [ "CMT_PMV_NW4A2", "CMT_TOP_NW4A2_12" ], [ "CMT_PMV_NW4A3", "CMT_TOP_NW4A3_12" ], [ "CMT_PMV_NW4END0", "CMT_TOP_NW4END0_12" ], [ "CMT_PMV_NW4END1", "CMT_TOP_NW4END1_12" ], [ "CMT_PMV_NW4END2", "CMT_TOP_NW4END2_12" ], [ "CMT_PMV_NW4END3", "CMT_TOP_NW4END3_12" ], [ "CMT_PMV_SE2A0", "CMT_TOP_SE2A0_12" ], [ "CMT_PMV_SE2A1", "CMT_TOP_SE2A1_12" ], [ "CMT_PMV_SE2A2", "CMT_TOP_SE2A2_12" ], [ "CMT_PMV_SE2A3", "CMT_TOP_SE2A3_12" ], [ "CMT_PMV_SE4BEG0", "CMT_TOP_SE4BEG0_12" ], [ "CMT_PMV_SE4BEG1", "CMT_TOP_SE4BEG1_12" ], [ "CMT_PMV_SE4BEG2", "CMT_TOP_SE4BEG2_12" ], [ "CMT_PMV_SE4BEG3", "CMT_TOP_SE4BEG3_12" ], [ "CMT_PMV_SE4C0", "CMT_TOP_SE4C0_12" ], [ "CMT_PMV_SE4C1", "CMT_TOP_SE4C1_12" ], [ "CMT_PMV_SE4C2", "CMT_TOP_SE4C2_12" ], [ "CMT_PMV_SE4C3", "CMT_TOP_SE4C3_12" ], [ "CMT_PMV_SW2A0", "CMT_TOP_SW2A0_12" ], [ "CMT_PMV_SW2A1", "CMT_TOP_SW2A1_12" ], [ "CMT_PMV_SW2A2", "CMT_TOP_SW2A2_12" ], [ "CMT_PMV_SW2A3", "CMT_TOP_SW2A3_12" ], [ "CMT_PMV_SW4A0", "CMT_TOP_SW4A0_12" ], [ "CMT_PMV_SW4A1", "CMT_TOP_SW4A1_12" ], [ "CMT_PMV_SW4A2", "CMT_TOP_SW4A2_12" ], [ "CMT_PMV_SW4A3", "CMT_TOP_SW4A3_12" ], [ "CMT_PMV_SW4END0", "CMT_TOP_SW4END0_12" ], [ "CMT_PMV_SW4END1", "CMT_TOP_SW4END1_12" ], [ "CMT_PMV_SW4END2", "CMT_TOP_SW4END2_12" ], [ "CMT_PMV_SW4END3", "CMT_TOP_SW4END3_12" ], [ "CMT_PMV_WL1END0", "CMT_TOP_WL1END0_12" ], [ "CMT_PMV_WL1END1", "CMT_TOP_WL1END1_12" ], [ "CMT_PMV_WL1END2", "CMT_TOP_WL1END2_12" ], [ "CMT_PMV_WL1END3", "CMT_TOP_WL1END3_12" ], [ "CMT_PMV_WR1END0", "CMT_TOP_WR1END0_12" ], [ "CMT_PMV_WR1END1", "CMT_TOP_WR1END1_12" ], [ "CMT_PMV_WR1END2", "CMT_TOP_WR1END2_12" ], [ "CMT_PMV_WR1END3", "CMT_TOP_WR1END3_12" ], [ "CMT_PMV_WW2A0", "CMT_TOP_WW2A0_12" ], [ "CMT_PMV_WW2A1", "CMT_TOP_WW2A1_12" ], [ "CMT_PMV_WW2A2", "CMT_TOP_WW2A2_12" ], [ "CMT_PMV_WW2A3", "CMT_TOP_WW2A3_12" ], [ "CMT_PMV_WW2END0", "CMT_TOP_WW2END0_12" ], [ "CMT_PMV_WW2END1", "CMT_TOP_WW2END1_12" ], [ "CMT_PMV_WW2END2", "CMT_TOP_WW2END2_12" ], [ "CMT_PMV_WW2END3", "CMT_TOP_WW2END3_12" ], [ "CMT_PMV_WW4A0", "CMT_TOP_WW4A0_12" ], [ "CMT_PMV_WW4A1", "CMT_TOP_WW4A1_12" ], [ "CMT_PMV_WW4A2", "CMT_TOP_WW4A2_12" ], [ "CMT_PMV_WW4A3", "CMT_TOP_WW4A3_12" ], [ "CMT_PMV_WW4B0", "CMT_TOP_WW4B0_12" ], [ "CMT_PMV_WW4B1", "CMT_TOP_WW4B1_12" ], [ "CMT_PMV_WW4B2", "CMT_TOP_WW4B2_12" ], [ "CMT_PMV_WW4B3", "CMT_TOP_WW4B3_12" ], [ "CMT_PMV_WW4C0", "CMT_TOP_WW4C0_12" ], [ "CMT_PMV_WW4C1", "CMT_TOP_WW4C1_12" ], [ "CMT_PMV_WW4C2", "CMT_TOP_WW4C2_12" ], [ "CMT_PMV_WW4C3", "CMT_TOP_WW4C3_12" ], [ "CMT_PMV_WW4END0", "CMT_TOP_WW4END0_12" ], [ "CMT_PMV_WW4END1", "CMT_TOP_WW4END1_12" ], [ "CMT_PMV_WW4END2", "CMT_TOP_WW4END2_12" ], [ "CMT_PMV_WW4END3", "CMT_TOP_WW4END3_12" ], [ "L_TERM_INT_PHASER_TO_IO_ICLK", "CMT_TOP_ICLK_12" ], [ "L_TERM_INT_PHASER_TO_IO_ICLKDIV", "CMT_TOP_ICLKDIV_12" ], [ "L_TERM_INT_PHASER_TO_IO_OCLK", "CMT_TOP_OCLK_12" ], [ "L_TERM_INT_PHASER_TO_IO_OCLKDIV", "CMT_TOP_OCLKDIV_12" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CMT_PMV", "INT_INTERFACE_R" ], "wire_pairs": [ [ "CMT_PMV_BYP0", "INT_INTERFACE_BYP0" ], [ "CMT_PMV_BYP1", "INT_INTERFACE_BYP1" ], [ "CMT_PMV_BYP2", "INT_INTERFACE_BYP2" ], [ "CMT_PMV_BYP3", "INT_INTERFACE_BYP3" ], [ "CMT_PMV_BYP4", "INT_INTERFACE_BYP4" ], [ "CMT_PMV_BYP5", "INT_INTERFACE_BYP5" ], [ "CMT_PMV_BYP6", "INT_INTERFACE_BYP6" ], [ "CMT_PMV_BYP7", "INT_INTERFACE_BYP7" ], [ "CMT_PMV_CLK0", "INT_INTERFACE_CLK0" ], [ "CMT_PMV_CLK1", "INT_INTERFACE_CLK1" ], [ "CMT_PMV_CTRL0", "INT_INTERFACE_CTRL0" ], [ "CMT_PMV_CTRL1", "INT_INTERFACE_CTRL1" ], [ "CMT_PMV_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CMT_PMV_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CMT_PMV_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CMT_PMV_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CMT_PMV_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CMT_PMV_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CMT_PMV_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CMT_PMV_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CMT_PMV_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CMT_PMV_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CMT_PMV_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CMT_PMV_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CMT_PMV_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CMT_PMV_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CMT_PMV_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CMT_PMV_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CMT_PMV_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CMT_PMV_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CMT_PMV_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CMT_PMV_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CMT_PMV_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CMT_PMV_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CMT_PMV_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CMT_PMV_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CMT_PMV_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CMT_PMV_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CMT_PMV_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CMT_PMV_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CMT_PMV_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CMT_PMV_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CMT_PMV_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CMT_PMV_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CMT_PMV_FAN0", "INT_INTERFACE_FAN0" ], [ "CMT_PMV_FAN1", "INT_INTERFACE_FAN1" ], [ "CMT_PMV_FAN2", "INT_INTERFACE_FAN2" ], [ "CMT_PMV_FAN3", "INT_INTERFACE_FAN3" ], [ "CMT_PMV_FAN4", "INT_INTERFACE_FAN4" ], [ "CMT_PMV_FAN5", "INT_INTERFACE_FAN5" ], [ "CMT_PMV_FAN6", "INT_INTERFACE_FAN6" ], [ "CMT_PMV_FAN7", "INT_INTERFACE_FAN7" ], [ "CMT_PMV_IMUX0", "INT_INTERFACE_IMUX0" ], [ "CMT_PMV_IMUX1", "INT_INTERFACE_IMUX1" ], [ "CMT_PMV_IMUX2", "INT_INTERFACE_IMUX2" ], [ "CMT_PMV_IMUX3", "INT_INTERFACE_IMUX3" ], [ "CMT_PMV_IMUX4", "INT_INTERFACE_IMUX4" ], [ "CMT_PMV_IMUX5", "INT_INTERFACE_IMUX5" ], [ "CMT_PMV_IMUX6", "INT_INTERFACE_IMUX6" ], [ "CMT_PMV_IMUX7", "INT_INTERFACE_IMUX7" ], [ "CMT_PMV_IMUX8", "INT_INTERFACE_IMUX8" ], [ "CMT_PMV_IMUX9", "INT_INTERFACE_IMUX9" ], [ "CMT_PMV_IMUX10", "INT_INTERFACE_IMUX10" ], [ "CMT_PMV_IMUX11", "INT_INTERFACE_IMUX11" ], [ "CMT_PMV_IMUX12", "INT_INTERFACE_IMUX12" ], [ "CMT_PMV_IMUX13", "INT_INTERFACE_IMUX13" ], [ "CMT_PMV_IMUX14", "INT_INTERFACE_IMUX14" ], [ "CMT_PMV_IMUX15", "INT_INTERFACE_IMUX15" ], [ "CMT_PMV_IMUX16", "INT_INTERFACE_IMUX16" ], [ "CMT_PMV_IMUX17", "INT_INTERFACE_IMUX17" ], [ "CMT_PMV_IMUX18", "INT_INTERFACE_IMUX18" ], [ "CMT_PMV_IMUX19", "INT_INTERFACE_IMUX19" ], [ "CMT_PMV_IMUX20", "INT_INTERFACE_IMUX20" ], [ "CMT_PMV_IMUX21", "INT_INTERFACE_IMUX21" ], [ "CMT_PMV_IMUX22", "INT_INTERFACE_IMUX22" ], [ "CMT_PMV_IMUX23", "INT_INTERFACE_IMUX23" ], [ "CMT_PMV_IMUX24", "INT_INTERFACE_IMUX24" ], [ "CMT_PMV_IMUX25", "INT_INTERFACE_IMUX25" ], [ "CMT_PMV_IMUX26", "INT_INTERFACE_IMUX26" ], [ "CMT_PMV_IMUX27", "INT_INTERFACE_IMUX27" ], [ "CMT_PMV_IMUX28", "INT_INTERFACE_IMUX28" ], [ "CMT_PMV_IMUX29", "INT_INTERFACE_IMUX29" ], [ "CMT_PMV_IMUX30", "INT_INTERFACE_IMUX30" ], [ "CMT_PMV_IMUX31", "INT_INTERFACE_IMUX31" ], [ "CMT_PMV_IMUX32", "INT_INTERFACE_IMUX32" ], [ "CMT_PMV_IMUX33", "INT_INTERFACE_IMUX33" ], [ "CMT_PMV_IMUX34", "INT_INTERFACE_IMUX34" ], [ "CMT_PMV_IMUX35", "INT_INTERFACE_IMUX35" ], [ "CMT_PMV_IMUX36", "INT_INTERFACE_IMUX36" ], [ "CMT_PMV_IMUX37", "INT_INTERFACE_IMUX37" ], [ "CMT_PMV_IMUX38", "INT_INTERFACE_IMUX38" ], [ "CMT_PMV_IMUX39", "INT_INTERFACE_IMUX39" ], [ "CMT_PMV_IMUX40", "INT_INTERFACE_IMUX40" ], [ "CMT_PMV_IMUX41", "INT_INTERFACE_IMUX41" ], [ "CMT_PMV_IMUX42", "INT_INTERFACE_IMUX42" ], [ "CMT_PMV_IMUX43", "INT_INTERFACE_IMUX43" ], [ "CMT_PMV_IMUX44", "INT_INTERFACE_IMUX44" ], [ "CMT_PMV_IMUX45", "INT_INTERFACE_IMUX45" ], [ "CMT_PMV_IMUX46", "INT_INTERFACE_IMUX46" ], [ "CMT_PMV_IMUX47", "INT_INTERFACE_IMUX47" ], [ "CMT_PMV_LH1", "INT_INTERFACE_LH1" ], [ "CMT_PMV_LH2", "INT_INTERFACE_LH2" ], [ "CMT_PMV_LH3", "INT_INTERFACE_LH3" ], [ "CMT_PMV_LH4", "INT_INTERFACE_LH4" ], [ "CMT_PMV_LH5", "INT_INTERFACE_LH5" ], [ "CMT_PMV_LH6", "INT_INTERFACE_LH6" ], [ "CMT_PMV_LH7", "INT_INTERFACE_LH7" ], [ "CMT_PMV_LH8", "INT_INTERFACE_LH8" ], [ "CMT_PMV_LH9", "INT_INTERFACE_LH9" ], [ "CMT_PMV_LH10", "INT_INTERFACE_LH10" ], [ "CMT_PMV_LH11", "INT_INTERFACE_LH11" ], [ "CMT_PMV_LH12", "INT_INTERFACE_LH12" ], [ "CMT_PMV_LOGIC_OUTS0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "CMT_PMV_LOGIC_OUTS2", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "CMT_PMV_LOGIC_OUTS5", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "CMT_PMV_LOGIC_OUTS7", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "CMT_PMV_LOGIC_OUTS8", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "CMT_PMV_LOGIC_OUTS10", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "CMT_PMV_LOGIC_OUTS13", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "CMT_PMV_LOGIC_OUTS15", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "CMT_PMV_LOGIC_OUTS16", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "CMT_PMV_LOGIC_OUTS17", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "CMT_PMV_LOGIC_OUTS18", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "CMT_PMV_LOGIC_OUTS19", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "CMT_PMV_LOGIC_OUTS20", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "CMT_PMV_LOGIC_OUTS21", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "CMT_PMV_LOGIC_OUTS22", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "CMT_PMV_LOGIC_OUTS23", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "CMT_PMV_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CMT_PMV_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CMT_PMV_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CMT_PMV_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CMT_PMV_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CMT_PMV_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CMT_PMV_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CMT_PMV_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CMT_PMV_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CMT_PMV_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CMT_PMV_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CMT_PMV_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CMT_PMV_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CMT_PMV_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CMT_PMV_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CMT_PMV_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CMT_PMV_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CMT_PMV_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CMT_PMV_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CMT_PMV_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CMT_PMV_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CMT_PMV_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CMT_PMV_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CMT_PMV_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CMT_PMV_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CMT_PMV_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CMT_PMV_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CMT_PMV_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CMT_PMV_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CMT_PMV_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CMT_PMV_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CMT_PMV_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CMT_PMV_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CMT_PMV_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CMT_PMV_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CMT_PMV_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CMT_PMV_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CMT_PMV_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CMT_PMV_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CMT_PMV_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CMT_PMV_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CMT_PMV_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CMT_PMV_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CMT_PMV_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CMT_PMV_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CMT_PMV_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CMT_PMV_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CMT_PMV_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CMT_PMV_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CMT_PMV_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CMT_PMV_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CMT_PMV_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CMT_PMV_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CMT_PMV_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CMT_PMV_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CMT_PMV_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CMT_PMV_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CMT_PMV_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CMT_PMV_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CMT_PMV_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CMT_PMV_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CMT_PMV_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CMT_PMV_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CMT_PMV_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CMT_PMV_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CMT_PMV_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CMT_PMV_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CMT_PMV_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CMT_PMV_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CMT_PMV_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CMT_PMV_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CMT_PMV_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CMT_PMV_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CMT_PMV_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CMT_PMV_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CMT_PMV_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CMT_PMV_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CMT_PMV_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CMT_PMV_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CMT_PMV_WW4END3", "INT_INTERFACE_WW4END3" ], [ "L_TERM_INT_PHASER_TO_IO_ICLK", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "L_TERM_INT_PHASER_TO_IO_ICLKDIV", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "L_TERM_INT_PHASER_TO_IO_OCLK", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "L_TERM_INT_PHASER_TO_IO_OCLKDIV", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ] ] }, { "grid_deltas": [ -1, -8 ], "tile_types": [ "CMT_PMV_L", "CMT_TOP_L_LOWER_B" ], "wire_pairs": [ [ "CMT_PMV_BYP0", "CMT_TOP_BYP0_0" ], [ "CMT_PMV_BYP1", "CMT_TOP_BYP1_0" ], [ "CMT_PMV_BYP2", "CMT_TOP_BYP2_0" ], [ "CMT_PMV_BYP3", "CMT_TOP_BYP3_0" ], [ "CMT_PMV_BYP4", "CMT_TOP_BYP4_0" ], [ "CMT_PMV_BYP5", "CMT_TOP_BYP5_0" ], [ "CMT_PMV_BYP6", "CMT_TOP_BYP6_0" ], [ "CMT_PMV_BYP7", "CMT_TOP_BYP7_0" ], [ "CMT_PMV_CLK0", "CMT_TOP_CLK0_0" ], [ "CMT_PMV_CLK1", "CMT_TOP_CLK1_0" ], [ "CMT_PMV_CTRL0", "CMT_TOP_CTRL0_0" ], [ "CMT_PMV_CTRL1", "CMT_TOP_CTRL1_0" ], [ "CMT_PMV_EE2A0", "CMT_TOP_EE2A0_0" ], [ "CMT_PMV_EE2A1", "CMT_TOP_EE2A1_0" ], [ "CMT_PMV_EE2A2", "CMT_TOP_EE2A2_0" ], [ "CMT_PMV_EE2A3", "CMT_TOP_EE2A3_0" ], [ "CMT_PMV_EE2BEG0", "CMT_TOP_EE2BEG0_0" ], [ "CMT_PMV_EE2BEG1", "CMT_TOP_EE2BEG1_0" ], [ "CMT_PMV_EE2BEG2", "CMT_TOP_EE2BEG2_0" ], [ "CMT_PMV_EE2BEG3", "CMT_TOP_EE2BEG3_0" ], [ "CMT_PMV_EE4A0", "CMT_TOP_EE4A0_0" ], [ "CMT_PMV_EE4A1", "CMT_TOP_EE4A1_0" ], [ "CMT_PMV_EE4A2", "CMT_TOP_EE4A2_0" ], [ "CMT_PMV_EE4A3", "CMT_TOP_EE4A3_0" ], [ "CMT_PMV_EE4B0", "CMT_TOP_EE4B0_0" ], [ "CMT_PMV_EE4B1", "CMT_TOP_EE4B1_0" ], [ "CMT_PMV_EE4B2", "CMT_TOP_EE4B2_0" ], [ "CMT_PMV_EE4B3", "CMT_TOP_EE4B3_0" ], [ "CMT_PMV_EE4BEG0", "CMT_TOP_EE4BEG0_0" ], [ "CMT_PMV_EE4BEG1", "CMT_TOP_EE4BEG1_0" ], [ "CMT_PMV_EE4BEG2", "CMT_TOP_EE4BEG2_0" ], [ "CMT_PMV_EE4BEG3", "CMT_TOP_EE4BEG3_0" ], [ "CMT_PMV_EE4C0", "CMT_TOP_EE4C0_0" ], [ "CMT_PMV_EE4C1", "CMT_TOP_EE4C1_0" ], [ "CMT_PMV_EE4C2", "CMT_TOP_EE4C2_0" ], [ "CMT_PMV_EE4C3", "CMT_TOP_EE4C3_0" ], [ "CMT_PMV_EL1BEG0", "CMT_TOP_EL1BEG0_0" ], [ "CMT_PMV_EL1BEG1", "CMT_TOP_EL1BEG1_0" ], [ "CMT_PMV_EL1BEG2", "CMT_TOP_EL1BEG2_0" ], [ "CMT_PMV_EL1BEG3", "CMT_TOP_EL1BEG3_0" ], [ "CMT_PMV_ER1BEG0", "CMT_TOP_ER1BEG0_0" ], [ "CMT_PMV_ER1BEG1", "CMT_TOP_ER1BEG1_0" ], [ "CMT_PMV_ER1BEG2", "CMT_TOP_ER1BEG2_0" ], [ "CMT_PMV_ER1BEG3", "CMT_TOP_ER1BEG3_0" ], [ "CMT_PMV_FAN0", "CMT_TOP_FAN0_0" ], [ "CMT_PMV_FAN1", "CMT_TOP_FAN1_0" ], [ "CMT_PMV_FAN2", "CMT_TOP_FAN2_0" ], [ "CMT_PMV_FAN3", "CMT_TOP_FAN3_0" ], [ "CMT_PMV_FAN4", "CMT_TOP_FAN4_0" ], [ "CMT_PMV_FAN5", "CMT_TOP_FAN5_0" ], [ "CMT_PMV_FAN6", "CMT_TOP_FAN6_0" ], [ "CMT_PMV_FAN7", "CMT_TOP_FAN7_0" ], [ "CMT_PMV_IMUX0", "CMT_TOP_IMUX0_0" ], [ "CMT_PMV_IMUX1", "CMT_TOP_IMUX1_0" ], [ "CMT_PMV_IMUX2", "CMT_TOP_IMUX2_0" ], [ "CMT_PMV_IMUX3", "CMT_TOP_IMUX3_0" ], [ "CMT_PMV_IMUX4", "CMT_TOP_IMUX4_0" ], [ "CMT_PMV_IMUX5", "CMT_TOP_IMUX5_0" ], [ "CMT_PMV_IMUX6", "CMT_TOP_IMUX6_0" ], [ "CMT_PMV_IMUX7", "CMT_TOP_IMUX7_0" ], [ "CMT_PMV_IMUX8", "CMT_TOP_IMUX8_0" ], [ "CMT_PMV_IMUX9", "CMT_TOP_IMUX9_0" ], [ "CMT_PMV_IMUX10", "CMT_TOP_IMUX10_0" ], [ "CMT_PMV_IMUX11", "CMT_TOP_IMUX11_0" ], [ "CMT_PMV_IMUX12", "CMT_TOP_IMUX12_0" ], [ "CMT_PMV_IMUX13", "CMT_TOP_IMUX13_0" ], [ "CMT_PMV_IMUX14", "CMT_TOP_IMUX14_0" ], [ "CMT_PMV_IMUX15", "CMT_TOP_IMUX15_0" ], [ "CMT_PMV_IMUX16", "CMT_TOP_IMUX16_0" ], [ "CMT_PMV_IMUX17", "CMT_TOP_IMUX17_0" ], [ "CMT_PMV_IMUX18", "CMT_TOP_IMUX18_0" ], [ "CMT_PMV_IMUX19", "CMT_TOP_IMUX19_0" ], [ "CMT_PMV_IMUX20", "CMT_TOP_IMUX20_0" ], [ "CMT_PMV_IMUX21", "CMT_TOP_IMUX21_0" ], [ "CMT_PMV_IMUX22", "CMT_TOP_IMUX22_0" ], [ "CMT_PMV_IMUX23", "CMT_TOP_IMUX23_0" ], [ "CMT_PMV_IMUX24", "CMT_TOP_IMUX24_0" ], [ "CMT_PMV_IMUX25", "CMT_TOP_IMUX25_0" ], [ "CMT_PMV_IMUX26", "CMT_TOP_IMUX26_0" ], [ "CMT_PMV_IMUX27", "CMT_TOP_IMUX27_0" ], [ "CMT_PMV_IMUX28", "CMT_TOP_IMUX28_0" ], [ "CMT_PMV_IMUX29", "CMT_TOP_IMUX29_0" ], [ "CMT_PMV_IMUX30", "CMT_TOP_IMUX30_0" ], [ "CMT_PMV_IMUX31", "CMT_TOP_IMUX31_0" ], [ "CMT_PMV_IMUX32", "CMT_TOP_IMUX32_0" ], [ "CMT_PMV_IMUX33", "CMT_TOP_IMUX33_0" ], [ "CMT_PMV_IMUX34", "CMT_TOP_IMUX34_0" ], [ "CMT_PMV_IMUX35", "CMT_TOP_IMUX35_0" ], [ "CMT_PMV_IMUX36", "CMT_TOP_IMUX36_0" ], [ "CMT_PMV_IMUX37", "CMT_TOP_IMUX37_0" ], [ "CMT_PMV_IMUX38", "CMT_TOP_IMUX38_0" ], [ "CMT_PMV_IMUX39", "CMT_TOP_IMUX39_0" ], [ "CMT_PMV_IMUX40", "CMT_TOP_IMUX40_0" ], [ "CMT_PMV_IMUX41", "CMT_TOP_IMUX41_0" ], [ "CMT_PMV_IMUX42", "CMT_TOP_IMUX42_0" ], [ "CMT_PMV_IMUX43", "CMT_TOP_IMUX43_0" ], [ "CMT_PMV_IMUX44", "CMT_TOP_IMUX44_0" ], [ "CMT_PMV_IMUX45", "CMT_TOP_IMUX45_0" ], [ "CMT_PMV_IMUX46", "CMT_TOP_IMUX46_0" ], [ "CMT_PMV_IMUX47", "CMT_TOP_IMUX47_0" ], [ "CMT_PMV_LH1", "CMT_TOP_LH1_0" ], [ "CMT_PMV_LH2", "CMT_TOP_LH2_0" ], [ "CMT_PMV_LH3", "CMT_TOP_LH3_0" ], [ "CMT_PMV_LH4", "CMT_TOP_LH4_0" ], [ "CMT_PMV_LH5", "CMT_TOP_LH5_0" ], [ "CMT_PMV_LH6", "CMT_TOP_LH6_0" ], [ "CMT_PMV_LH7", "CMT_TOP_LH7_0" ], [ "CMT_PMV_LH8", "CMT_TOP_LH8_0" ], [ "CMT_PMV_LH9", "CMT_TOP_LH9_0" ], [ "CMT_PMV_LH10", "CMT_TOP_LH10_0" ], [ "CMT_PMV_LH11", "CMT_TOP_LH11_0" ], [ "CMT_PMV_LH12", "CMT_TOP_LH12_0" ], [ "CMT_PMV_LOGIC_OUTS0", "CMT_TOP_LOGIC_OUTS_L_B0_0" ], [ "CMT_PMV_LOGIC_OUTS2", "CMT_TOP_LOGIC_OUTS_L_B2_0" ], [ "CMT_PMV_LOGIC_OUTS5", "CMT_TOP_LOGIC_OUTS_L_B5_0" ], [ "CMT_PMV_LOGIC_OUTS7", "CMT_TOP_LOGIC_OUTS_L_B7_0" ], [ "CMT_PMV_LOGIC_OUTS8", "CMT_TOP_LOGIC_OUTS_L_B8_0" ], [ "CMT_PMV_LOGIC_OUTS10", "CMT_TOP_LOGIC_OUTS_L_B10_0" ], [ "CMT_PMV_LOGIC_OUTS13", "CMT_TOP_LOGIC_OUTS_L_B13_0" ], [ "CMT_PMV_LOGIC_OUTS15", "CMT_TOP_LOGIC_OUTS_L_B15_0" ], [ "CMT_PMV_LOGIC_OUTS16", "CMT_TOP_LOGIC_OUTS_L_B16_0" ], [ "CMT_PMV_LOGIC_OUTS17", "CMT_TOP_LOGIC_OUTS_L_B17_0" ], [ "CMT_PMV_LOGIC_OUTS18", "CMT_TOP_LOGIC_OUTS_L_B18_0" ], [ "CMT_PMV_LOGIC_OUTS19", "CMT_TOP_LOGIC_OUTS_L_B19_0" ], [ "CMT_PMV_LOGIC_OUTS20", "CMT_TOP_LOGIC_OUTS_L_B20_0" ], [ "CMT_PMV_LOGIC_OUTS21", "CMT_TOP_LOGIC_OUTS_L_B21_0" ], [ "CMT_PMV_LOGIC_OUTS22", "CMT_TOP_LOGIC_OUTS_L_B22_0" ], [ "CMT_PMV_LOGIC_OUTS23", "CMT_TOP_LOGIC_OUTS_L_B23_0" ], [ "CMT_PMV_NE2A0", "CMT_TOP_NE2A0_0" ], [ "CMT_PMV_NE2A1", "CMT_TOP_NE2A1_0" ], [ "CMT_PMV_NE2A2", "CMT_TOP_NE2A2_0" ], [ "CMT_PMV_NE2A3", "CMT_TOP_NE2A3_0" ], [ "CMT_PMV_NE4BEG0", "CMT_TOP_NE4BEG0_0" ], [ "CMT_PMV_NE4BEG1", "CMT_TOP_NE4BEG1_0" ], [ "CMT_PMV_NE4BEG2", "CMT_TOP_NE4BEG2_0" ], [ "CMT_PMV_NE4BEG3", "CMT_TOP_NE4BEG3_0" ], [ "CMT_PMV_NE4C0", "CMT_TOP_NE4C0_0" ], [ "CMT_PMV_NE4C1", "CMT_TOP_NE4C1_0" ], [ "CMT_PMV_NE4C2", "CMT_TOP_NE4C2_0" ], [ "CMT_PMV_NE4C3", "CMT_TOP_NE4C3_0" ], [ "CMT_PMV_NW2A0", "CMT_TOP_NW2A0_0" ], [ "CMT_PMV_NW2A1", "CMT_TOP_NW2A1_0" ], [ "CMT_PMV_NW2A2", "CMT_TOP_NW2A2_0" ], [ "CMT_PMV_NW2A3", "CMT_TOP_NW2A3_0" ], [ "CMT_PMV_NW4A0", "CMT_TOP_NW4A0_0" ], [ "CMT_PMV_NW4A1", "CMT_TOP_NW4A1_0" ], [ "CMT_PMV_NW4A2", "CMT_TOP_NW4A2_0" ], [ "CMT_PMV_NW4A3", "CMT_TOP_NW4A3_0" ], [ "CMT_PMV_NW4END0", "CMT_TOP_NW4END0_0" ], [ "CMT_PMV_NW4END1", "CMT_TOP_NW4END1_0" ], [ "CMT_PMV_NW4END2", "CMT_TOP_NW4END2_0" ], [ "CMT_PMV_NW4END3", "CMT_TOP_NW4END3_0" ], [ "CMT_PMV_SE2A0", "CMT_TOP_SE2A0_0" ], [ "CMT_PMV_SE2A1", "CMT_TOP_SE2A1_0" ], [ "CMT_PMV_SE2A2", "CMT_TOP_SE2A2_0" ], [ "CMT_PMV_SE2A3", "CMT_TOP_SE2A3_0" ], [ "CMT_PMV_SE4BEG0", "CMT_TOP_SE4BEG0_0" ], [ "CMT_PMV_SE4BEG1", "CMT_TOP_SE4BEG1_0" ], [ "CMT_PMV_SE4BEG2", "CMT_TOP_SE4BEG2_0" ], [ "CMT_PMV_SE4BEG3", "CMT_TOP_SE4BEG3_0" ], [ "CMT_PMV_SE4C0", "CMT_TOP_SE4C0_0" ], [ "CMT_PMV_SE4C1", "CMT_TOP_SE4C1_0" ], [ "CMT_PMV_SE4C2", "CMT_TOP_SE4C2_0" ], [ "CMT_PMV_SE4C3", "CMT_TOP_SE4C3_0" ], [ "CMT_PMV_SW2A0", "CMT_TOP_SW2A0_0" ], [ "CMT_PMV_SW2A1", "CMT_TOP_SW2A1_0" ], [ "CMT_PMV_SW2A2", "CMT_TOP_SW2A2_0" ], [ "CMT_PMV_SW2A3", "CMT_TOP_SW2A3_0" ], [ "CMT_PMV_SW4A0", "CMT_TOP_SW4A0_0" ], [ "CMT_PMV_SW4A1", "CMT_TOP_SW4A1_0" ], [ "CMT_PMV_SW4A2", "CMT_TOP_SW4A2_0" ], [ "CMT_PMV_SW4A3", "CMT_TOP_SW4A3_0" ], [ "CMT_PMV_SW4END0", "CMT_TOP_SW4END0_0" ], [ "CMT_PMV_SW4END1", "CMT_TOP_SW4END1_0" ], [ "CMT_PMV_SW4END2", "CMT_TOP_SW4END2_0" ], [ "CMT_PMV_SW4END3", "CMT_TOP_SW4END3_0" ], [ "CMT_PMV_WL1END0", "CMT_TOP_WL1END0_0" ], [ "CMT_PMV_WL1END1", "CMT_TOP_WL1END1_0" ], [ "CMT_PMV_WL1END2", "CMT_TOP_WL1END2_0" ], [ "CMT_PMV_WL1END3", "CMT_TOP_WL1END3_0" ], [ "CMT_PMV_WR1END0", "CMT_TOP_WR1END0_0" ], [ "CMT_PMV_WR1END1", "CMT_TOP_WR1END1_0" ], [ "CMT_PMV_WR1END2", "CMT_TOP_WR1END2_0" ], [ "CMT_PMV_WR1END3", "CMT_TOP_WR1END3_0" ], [ "CMT_PMV_WW2A0", "CMT_TOP_WW2A0_0" ], [ "CMT_PMV_WW2A1", "CMT_TOP_WW2A1_0" ], [ "CMT_PMV_WW2A2", "CMT_TOP_WW2A2_0" ], [ "CMT_PMV_WW2A3", "CMT_TOP_WW2A3_0" ], [ "CMT_PMV_WW2END0", "CMT_TOP_WW2END0_0" ], [ "CMT_PMV_WW2END1", "CMT_TOP_WW2END1_0" ], [ "CMT_PMV_WW2END2", "CMT_TOP_WW2END2_0" ], [ "CMT_PMV_WW2END3", "CMT_TOP_WW2END3_0" ], [ "CMT_PMV_WW4A0", "CMT_TOP_WW4A0_0" ], [ "CMT_PMV_WW4A1", "CMT_TOP_WW4A1_0" ], [ "CMT_PMV_WW4A2", "CMT_TOP_WW4A2_0" ], [ "CMT_PMV_WW4A3", "CMT_TOP_WW4A3_0" ], [ "CMT_PMV_WW4B0", "CMT_TOP_WW4B0_0" ], [ "CMT_PMV_WW4B1", "CMT_TOP_WW4B1_0" ], [ "CMT_PMV_WW4B2", "CMT_TOP_WW4B2_0" ], [ "CMT_PMV_WW4B3", "CMT_TOP_WW4B3_0" ], [ "CMT_PMV_WW4C0", "CMT_TOP_WW4C0_0" ], [ "CMT_PMV_WW4C1", "CMT_TOP_WW4C1_0" ], [ "CMT_PMV_WW4C2", "CMT_TOP_WW4C2_0" ], [ "CMT_PMV_WW4C3", "CMT_TOP_WW4C3_0" ], [ "CMT_PMV_WW4END0", "CMT_TOP_WW4END0_0" ], [ "CMT_PMV_WW4END1", "CMT_TOP_WW4END1_0" ], [ "CMT_PMV_WW4END2", "CMT_TOP_WW4END2_0" ], [ "CMT_PMV_WW4END3", "CMT_TOP_WW4END3_0" ], [ "L_TERM_INT_PHASER_TO_IO_ICLK", "CMT_TOP_ICLK_0" ], [ "L_TERM_INT_PHASER_TO_IO_ICLKDIV", "CMT_TOP_ICLKDIV_0" ], [ "L_TERM_INT_PHASER_TO_IO_OCLK", "CMT_TOP_OCLK_0" ], [ "L_TERM_INT_PHASER_TO_IO_OCLKDIV", "CMT_TOP_OCLKDIV_0" ] ] }, { "grid_deltas": [ -1, 7 ], "tile_types": [ "CMT_PMV_L", "CMT_TOP_L_UPPER_T" ], "wire_pairs": [ [ "CMT_PMV_BYP0", "CMT_TOP_BYP0_12" ], [ "CMT_PMV_BYP1", "CMT_TOP_BYP1_12" ], [ "CMT_PMV_BYP2", "CMT_TOP_BYP2_12" ], [ "CMT_PMV_BYP3", "CMT_TOP_BYP3_12" ], [ "CMT_PMV_BYP4", "CMT_TOP_BYP4_12" ], [ "CMT_PMV_BYP5", "CMT_TOP_BYP5_12" ], [ "CMT_PMV_BYP6", "CMT_TOP_BYP6_12" ], [ "CMT_PMV_BYP7", "CMT_TOP_BYP7_12" ], [ "CMT_PMV_CLK0", "CMT_TOP_CLK0_12" ], [ "CMT_PMV_CLK1", "CMT_TOP_CLK1_12" ], [ "CMT_PMV_CTRL0", "CMT_TOP_CTRL0_12" ], [ "CMT_PMV_CTRL1", "CMT_TOP_CTRL1_12" ], [ "CMT_PMV_EE2A0", "CMT_TOP_EE2A0_12" ], [ "CMT_PMV_EE2A1", "CMT_TOP_EE2A1_12" ], [ "CMT_PMV_EE2A2", "CMT_TOP_EE2A2_12" ], [ "CMT_PMV_EE2A3", "CMT_TOP_EE2A3_12" ], [ "CMT_PMV_EE2BEG0", "CMT_TOP_EE2BEG0_12" ], [ "CMT_PMV_EE2BEG1", "CMT_TOP_EE2BEG1_12" ], [ "CMT_PMV_EE2BEG2", "CMT_TOP_EE2BEG2_12" ], [ "CMT_PMV_EE2BEG3", "CMT_TOP_EE2BEG3_12" ], [ "CMT_PMV_EE4A0", "CMT_TOP_EE4A0_12" ], [ "CMT_PMV_EE4A1", "CMT_TOP_EE4A1_12" ], [ "CMT_PMV_EE4A2", "CMT_TOP_EE4A2_12" ], [ "CMT_PMV_EE4A3", "CMT_TOP_EE4A3_12" ], [ "CMT_PMV_EE4B0", "CMT_TOP_EE4B0_12" ], [ "CMT_PMV_EE4B1", "CMT_TOP_EE4B1_12" ], [ "CMT_PMV_EE4B2", "CMT_TOP_EE4B2_12" ], [ "CMT_PMV_EE4B3", "CMT_TOP_EE4B3_12" ], [ "CMT_PMV_EE4BEG0", "CMT_TOP_EE4BEG0_12" ], [ "CMT_PMV_EE4BEG1", "CMT_TOP_EE4BEG1_12" ], [ "CMT_PMV_EE4BEG2", "CMT_TOP_EE4BEG2_12" ], [ "CMT_PMV_EE4BEG3", "CMT_TOP_EE4BEG3_12" ], [ "CMT_PMV_EE4C0", "CMT_TOP_EE4C0_12" ], [ "CMT_PMV_EE4C1", "CMT_TOP_EE4C1_12" ], [ "CMT_PMV_EE4C2", "CMT_TOP_EE4C2_12" ], [ "CMT_PMV_EE4C3", "CMT_TOP_EE4C3_12" ], [ "CMT_PMV_EL1BEG0", "CMT_TOP_EL1BEG0_12" ], [ "CMT_PMV_EL1BEG1", "CMT_TOP_EL1BEG1_12" ], [ "CMT_PMV_EL1BEG2", "CMT_TOP_EL1BEG2_12" ], [ "CMT_PMV_EL1BEG3", "CMT_TOP_EL1BEG3_12" ], [ "CMT_PMV_ER1BEG0", "CMT_TOP_ER1BEG0_12" ], [ "CMT_PMV_ER1BEG1", "CMT_TOP_ER1BEG1_12" ], [ "CMT_PMV_ER1BEG2", "CMT_TOP_ER1BEG2_12" ], [ "CMT_PMV_ER1BEG3", "CMT_TOP_ER1BEG3_12" ], [ "CMT_PMV_FAN0", "CMT_TOP_FAN0_12" ], [ "CMT_PMV_FAN1", "CMT_TOP_FAN1_12" ], [ "CMT_PMV_FAN2", "CMT_TOP_FAN2_12" ], [ "CMT_PMV_FAN3", "CMT_TOP_FAN3_12" ], [ "CMT_PMV_FAN4", "CMT_TOP_FAN4_12" ], [ "CMT_PMV_FAN5", "CMT_TOP_FAN5_12" ], [ "CMT_PMV_FAN6", "CMT_TOP_FAN6_12" ], [ "CMT_PMV_FAN7", "CMT_TOP_FAN7_12" ], [ "CMT_PMV_IMUX0", "CMT_TOP_IMUX0_12" ], [ "CMT_PMV_IMUX1", "CMT_TOP_IMUX1_12" ], [ "CMT_PMV_IMUX2", "CMT_TOP_IMUX2_12" ], [ "CMT_PMV_IMUX3", "CMT_TOP_IMUX3_12" ], [ "CMT_PMV_IMUX4", "CMT_TOP_IMUX4_12" ], [ "CMT_PMV_IMUX5", "CMT_TOP_IMUX5_12" ], [ "CMT_PMV_IMUX6", "CMT_TOP_IMUX6_12" ], [ "CMT_PMV_IMUX7", "CMT_TOP_IMUX7_12" ], [ "CMT_PMV_IMUX8", "CMT_TOP_IMUX8_12" ], [ "CMT_PMV_IMUX9", "CMT_TOP_IMUX9_12" ], [ "CMT_PMV_IMUX10", "CMT_TOP_IMUX10_12" ], [ "CMT_PMV_IMUX11", "CMT_TOP_IMUX11_12" ], [ "CMT_PMV_IMUX12", "CMT_TOP_IMUX12_12" ], [ "CMT_PMV_IMUX13", "CMT_TOP_IMUX13_12" ], [ "CMT_PMV_IMUX14", "CMT_TOP_IMUX14_12" ], [ "CMT_PMV_IMUX15", "CMT_TOP_IMUX15_12" ], [ "CMT_PMV_IMUX16", "CMT_TOP_IMUX16_12" ], [ "CMT_PMV_IMUX17", "CMT_TOP_IMUX17_12" ], [ "CMT_PMV_IMUX18", "CMT_TOP_IMUX18_12" ], [ "CMT_PMV_IMUX19", "CMT_TOP_IMUX19_12" ], [ "CMT_PMV_IMUX20", "CMT_TOP_IMUX20_12" ], [ "CMT_PMV_IMUX21", "CMT_TOP_IMUX21_12" ], [ "CMT_PMV_IMUX22", "CMT_TOP_IMUX22_12" ], [ "CMT_PMV_IMUX23", "CMT_TOP_IMUX23_12" ], [ "CMT_PMV_IMUX24", "CMT_TOP_IMUX24_12" ], [ "CMT_PMV_IMUX25", "CMT_TOP_IMUX25_12" ], [ "CMT_PMV_IMUX26", "CMT_TOP_IMUX26_12" ], [ "CMT_PMV_IMUX27", "CMT_TOP_IMUX27_12" ], [ "CMT_PMV_IMUX28", "CMT_TOP_IMUX28_12" ], [ "CMT_PMV_IMUX29", "CMT_TOP_IMUX29_12" ], [ "CMT_PMV_IMUX30", "CMT_TOP_IMUX30_12" ], [ "CMT_PMV_IMUX31", "CMT_TOP_IMUX31_12" ], [ "CMT_PMV_IMUX32", "CMT_TOP_IMUX32_12" ], [ "CMT_PMV_IMUX33", "CMT_TOP_IMUX33_12" ], [ "CMT_PMV_IMUX34", "CMT_TOP_IMUX34_12" ], [ "CMT_PMV_IMUX35", "CMT_TOP_IMUX35_12" ], [ "CMT_PMV_IMUX36", "CMT_TOP_IMUX36_12" ], [ "CMT_PMV_IMUX37", "CMT_TOP_IMUX37_12" ], [ "CMT_PMV_IMUX38", "CMT_TOP_IMUX38_12" ], [ "CMT_PMV_IMUX39", "CMT_TOP_IMUX39_12" ], [ "CMT_PMV_IMUX40", "CMT_TOP_IMUX40_12" ], [ "CMT_PMV_IMUX41", "CMT_TOP_IMUX41_12" ], [ "CMT_PMV_IMUX42", "CMT_TOP_IMUX42_12" ], [ "CMT_PMV_IMUX43", "CMT_TOP_IMUX43_12" ], [ "CMT_PMV_IMUX44", "CMT_TOP_IMUX44_12" ], [ "CMT_PMV_IMUX45", "CMT_TOP_IMUX45_12" ], [ "CMT_PMV_IMUX46", "CMT_TOP_IMUX46_12" ], [ "CMT_PMV_IMUX47", "CMT_TOP_IMUX47_12" ], [ "CMT_PMV_LH1", "CMT_TOP_LH1_12" ], [ "CMT_PMV_LH2", "CMT_TOP_LH2_12" ], [ "CMT_PMV_LH3", "CMT_TOP_LH3_12" ], [ "CMT_PMV_LH4", "CMT_TOP_LH4_12" ], [ "CMT_PMV_LH5", "CMT_TOP_LH5_12" ], [ "CMT_PMV_LH6", "CMT_TOP_LH6_12" ], [ "CMT_PMV_LH7", "CMT_TOP_LH7_12" ], [ "CMT_PMV_LH8", "CMT_TOP_LH8_12" ], [ "CMT_PMV_LH9", "CMT_TOP_LH9_12" ], [ "CMT_PMV_LH10", "CMT_TOP_LH10_12" ], [ "CMT_PMV_LH11", "CMT_TOP_LH11_12" ], [ "CMT_PMV_LH12", "CMT_TOP_LH12_12" ], [ "CMT_PMV_LOGIC_OUTS0", "CMT_TOP_LOGIC_OUTS_L_B0_12" ], [ "CMT_PMV_LOGIC_OUTS2", "CMT_TOP_LOGIC_OUTS_L_B2_12" ], [ "CMT_PMV_LOGIC_OUTS5", "CMT_TOP_LOGIC_OUTS_L_B5_12" ], [ "CMT_PMV_LOGIC_OUTS7", "CMT_TOP_LOGIC_OUTS_L_B7_12" ], [ "CMT_PMV_LOGIC_OUTS8", "CMT_TOP_LOGIC_OUTS_L_B8_12" ], [ "CMT_PMV_LOGIC_OUTS10", "CMT_TOP_LOGIC_OUTS_L_B10_12" ], [ "CMT_PMV_LOGIC_OUTS13", "CMT_TOP_LOGIC_OUTS_L_B13_12" ], [ "CMT_PMV_LOGIC_OUTS15", "CMT_TOP_LOGIC_OUTS_L_B15_12" ], [ "CMT_PMV_LOGIC_OUTS16", "CMT_TOP_LOGIC_OUTS_L_B16_12" ], [ "CMT_PMV_LOGIC_OUTS17", "CMT_TOP_LOGIC_OUTS_L_B17_12" ], [ "CMT_PMV_LOGIC_OUTS18", "CMT_TOP_LOGIC_OUTS_L_B18_12" ], [ "CMT_PMV_LOGIC_OUTS19", "CMT_TOP_LOGIC_OUTS_L_B19_12" ], [ "CMT_PMV_LOGIC_OUTS20", "CMT_TOP_LOGIC_OUTS_L_B20_12" ], [ "CMT_PMV_LOGIC_OUTS21", "CMT_TOP_LOGIC_OUTS_L_B21_12" ], [ "CMT_PMV_LOGIC_OUTS22", "CMT_TOP_LOGIC_OUTS_L_B22_12" ], [ "CMT_PMV_LOGIC_OUTS23", "CMT_TOP_LOGIC_OUTS_L_B23_12" ], [ "CMT_PMV_NE2A0", "CMT_TOP_NE2A0_12" ], [ "CMT_PMV_NE2A1", "CMT_TOP_NE2A1_12" ], [ "CMT_PMV_NE2A2", "CMT_TOP_NE2A2_12" ], [ "CMT_PMV_NE2A3", "CMT_TOP_NE2A3_12" ], [ "CMT_PMV_NE4BEG0", "CMT_TOP_NE4BEG0_12" ], [ "CMT_PMV_NE4BEG1", "CMT_TOP_NE4BEG1_12" ], [ "CMT_PMV_NE4BEG2", "CMT_TOP_NE4BEG2_12" ], [ "CMT_PMV_NE4BEG3", "CMT_TOP_NE4BEG3_12" ], [ "CMT_PMV_NE4C0", "CMT_TOP_NE4C0_12" ], [ "CMT_PMV_NE4C1", "CMT_TOP_NE4C1_12" ], [ "CMT_PMV_NE4C2", "CMT_TOP_NE4C2_12" ], [ "CMT_PMV_NE4C3", "CMT_TOP_NE4C3_12" ], [ "CMT_PMV_NW2A0", "CMT_TOP_NW2A0_12" ], [ "CMT_PMV_NW2A1", "CMT_TOP_NW2A1_12" ], [ "CMT_PMV_NW2A2", "CMT_TOP_NW2A2_12" ], [ "CMT_PMV_NW2A3", "CMT_TOP_NW2A3_12" ], [ "CMT_PMV_NW4A0", "CMT_TOP_NW4A0_12" ], [ "CMT_PMV_NW4A1", "CMT_TOP_NW4A1_12" ], [ "CMT_PMV_NW4A2", "CMT_TOP_NW4A2_12" ], [ "CMT_PMV_NW4A3", "CMT_TOP_NW4A3_12" ], [ "CMT_PMV_NW4END0", "CMT_TOP_NW4END0_12" ], [ "CMT_PMV_NW4END1", "CMT_TOP_NW4END1_12" ], [ "CMT_PMV_NW4END2", "CMT_TOP_NW4END2_12" ], [ "CMT_PMV_NW4END3", "CMT_TOP_NW4END3_12" ], [ "CMT_PMV_SE2A0", "CMT_TOP_SE2A0_12" ], [ "CMT_PMV_SE2A1", "CMT_TOP_SE2A1_12" ], [ "CMT_PMV_SE2A2", "CMT_TOP_SE2A2_12" ], [ "CMT_PMV_SE2A3", "CMT_TOP_SE2A3_12" ], [ "CMT_PMV_SE4BEG0", "CMT_TOP_SE4BEG0_12" ], [ "CMT_PMV_SE4BEG1", "CMT_TOP_SE4BEG1_12" ], [ "CMT_PMV_SE4BEG2", "CMT_TOP_SE4BEG2_12" ], [ "CMT_PMV_SE4BEG3", "CMT_TOP_SE4BEG3_12" ], [ "CMT_PMV_SE4C0", "CMT_TOP_SE4C0_12" ], [ "CMT_PMV_SE4C1", "CMT_TOP_SE4C1_12" ], [ "CMT_PMV_SE4C2", "CMT_TOP_SE4C2_12" ], [ "CMT_PMV_SE4C3", "CMT_TOP_SE4C3_12" ], [ "CMT_PMV_SW2A0", "CMT_TOP_SW2A0_12" ], [ "CMT_PMV_SW2A1", "CMT_TOP_SW2A1_12" ], [ "CMT_PMV_SW2A2", "CMT_TOP_SW2A2_12" ], [ "CMT_PMV_SW2A3", "CMT_TOP_SW2A3_12" ], [ "CMT_PMV_SW4A0", "CMT_TOP_SW4A0_12" ], [ "CMT_PMV_SW4A1", "CMT_TOP_SW4A1_12" ], [ "CMT_PMV_SW4A2", "CMT_TOP_SW4A2_12" ], [ "CMT_PMV_SW4A3", "CMT_TOP_SW4A3_12" ], [ "CMT_PMV_SW4END0", "CMT_TOP_SW4END0_12" ], [ "CMT_PMV_SW4END1", "CMT_TOP_SW4END1_12" ], [ "CMT_PMV_SW4END2", "CMT_TOP_SW4END2_12" ], [ "CMT_PMV_SW4END3", "CMT_TOP_SW4END3_12" ], [ "CMT_PMV_WL1END0", "CMT_TOP_WL1END0_12" ], [ "CMT_PMV_WL1END1", "CMT_TOP_WL1END1_12" ], [ "CMT_PMV_WL1END2", "CMT_TOP_WL1END2_12" ], [ "CMT_PMV_WL1END3", "CMT_TOP_WL1END3_12" ], [ "CMT_PMV_WR1END0", "CMT_TOP_WR1END0_12" ], [ "CMT_PMV_WR1END1", "CMT_TOP_WR1END1_12" ], [ "CMT_PMV_WR1END2", "CMT_TOP_WR1END2_12" ], [ "CMT_PMV_WR1END3", "CMT_TOP_WR1END3_12" ], [ "CMT_PMV_WW2A0", "CMT_TOP_WW2A0_12" ], [ "CMT_PMV_WW2A1", "CMT_TOP_WW2A1_12" ], [ "CMT_PMV_WW2A2", "CMT_TOP_WW2A2_12" ], [ "CMT_PMV_WW2A3", "CMT_TOP_WW2A3_12" ], [ "CMT_PMV_WW2END0", "CMT_TOP_WW2END0_12" ], [ "CMT_PMV_WW2END1", "CMT_TOP_WW2END1_12" ], [ "CMT_PMV_WW2END2", "CMT_TOP_WW2END2_12" ], [ "CMT_PMV_WW2END3", "CMT_TOP_WW2END3_12" ], [ "CMT_PMV_WW4A0", "CMT_TOP_WW4A0_12" ], [ "CMT_PMV_WW4A1", "CMT_TOP_WW4A1_12" ], [ "CMT_PMV_WW4A2", "CMT_TOP_WW4A2_12" ], [ "CMT_PMV_WW4A3", "CMT_TOP_WW4A3_12" ], [ "CMT_PMV_WW4B0", "CMT_TOP_WW4B0_12" ], [ "CMT_PMV_WW4B1", "CMT_TOP_WW4B1_12" ], [ "CMT_PMV_WW4B2", "CMT_TOP_WW4B2_12" ], [ "CMT_PMV_WW4B3", "CMT_TOP_WW4B3_12" ], [ "CMT_PMV_WW4C0", "CMT_TOP_WW4C0_12" ], [ "CMT_PMV_WW4C1", "CMT_TOP_WW4C1_12" ], [ "CMT_PMV_WW4C2", "CMT_TOP_WW4C2_12" ], [ "CMT_PMV_WW4C3", "CMT_TOP_WW4C3_12" ], [ "CMT_PMV_WW4END0", "CMT_TOP_WW4END0_12" ], [ "CMT_PMV_WW4END1", "CMT_TOP_WW4END1_12" ], [ "CMT_PMV_WW4END2", "CMT_TOP_WW4END2_12" ], [ "CMT_PMV_WW4END3", "CMT_TOP_WW4END3_12" ], [ "L_TERM_INT_PHASER_TO_IO_ICLK", "CMT_TOP_ICLK_12" ], [ "L_TERM_INT_PHASER_TO_IO_ICLKDIV", "CMT_TOP_ICLKDIV_12" ], [ "L_TERM_INT_PHASER_TO_IO_OCLK", "CMT_TOP_OCLK_12" ], [ "L_TERM_INT_PHASER_TO_IO_OCLKDIV", "CMT_TOP_OCLKDIV_12" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CMT_PMV_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "CMT_PMV_BYP0", "INT_INTERFACE_BYP0" ], [ "CMT_PMV_BYP1", "INT_INTERFACE_BYP1" ], [ "CMT_PMV_BYP2", "INT_INTERFACE_BYP2" ], [ "CMT_PMV_BYP3", "INT_INTERFACE_BYP3" ], [ "CMT_PMV_BYP4", "INT_INTERFACE_BYP4" ], [ "CMT_PMV_BYP5", "INT_INTERFACE_BYP5" ], [ "CMT_PMV_BYP6", "INT_INTERFACE_BYP6" ], [ "CMT_PMV_BYP7", "INT_INTERFACE_BYP7" ], [ "CMT_PMV_CLK0", "INT_INTERFACE_CLK0" ], [ "CMT_PMV_CLK1", "INT_INTERFACE_CLK1" ], [ "CMT_PMV_CTRL0", "INT_INTERFACE_CTRL0" ], [ "CMT_PMV_CTRL1", "INT_INTERFACE_CTRL1" ], [ "CMT_PMV_EE2A0", "INT_INTERFACE_EE2A0" ], [ "CMT_PMV_EE2A1", "INT_INTERFACE_EE2A1" ], [ "CMT_PMV_EE2A2", "INT_INTERFACE_EE2A2" ], [ "CMT_PMV_EE2A3", "INT_INTERFACE_EE2A3" ], [ "CMT_PMV_EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "CMT_PMV_EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "CMT_PMV_EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "CMT_PMV_EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "CMT_PMV_EE4A0", "INT_INTERFACE_EE4A0" ], [ "CMT_PMV_EE4A1", "INT_INTERFACE_EE4A1" ], [ "CMT_PMV_EE4A2", "INT_INTERFACE_EE4A2" ], [ "CMT_PMV_EE4A3", "INT_INTERFACE_EE4A3" ], [ "CMT_PMV_EE4B0", "INT_INTERFACE_EE4B0" ], [ "CMT_PMV_EE4B1", "INT_INTERFACE_EE4B1" ], [ "CMT_PMV_EE4B2", "INT_INTERFACE_EE4B2" ], [ "CMT_PMV_EE4B3", "INT_INTERFACE_EE4B3" ], [ "CMT_PMV_EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "CMT_PMV_EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "CMT_PMV_EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "CMT_PMV_EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "CMT_PMV_EE4C0", "INT_INTERFACE_EE4C0" ], [ "CMT_PMV_EE4C1", "INT_INTERFACE_EE4C1" ], [ "CMT_PMV_EE4C2", "INT_INTERFACE_EE4C2" ], [ "CMT_PMV_EE4C3", "INT_INTERFACE_EE4C3" ], [ "CMT_PMV_EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "CMT_PMV_EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "CMT_PMV_EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "CMT_PMV_EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "CMT_PMV_ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "CMT_PMV_ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "CMT_PMV_ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "CMT_PMV_ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "CMT_PMV_FAN0", "INT_INTERFACE_FAN0" ], [ "CMT_PMV_FAN1", "INT_INTERFACE_FAN1" ], [ "CMT_PMV_FAN2", "INT_INTERFACE_FAN2" ], [ "CMT_PMV_FAN3", "INT_INTERFACE_FAN3" ], [ "CMT_PMV_FAN4", "INT_INTERFACE_FAN4" ], [ "CMT_PMV_FAN5", "INT_INTERFACE_FAN5" ], [ "CMT_PMV_FAN6", "INT_INTERFACE_FAN6" ], [ "CMT_PMV_FAN7", "INT_INTERFACE_FAN7" ], [ "CMT_PMV_IMUX0", "INT_INTERFACE_IMUX0" ], [ "CMT_PMV_IMUX1", "INT_INTERFACE_IMUX1" ], [ "CMT_PMV_IMUX2", "INT_INTERFACE_IMUX2" ], [ "CMT_PMV_IMUX3", "INT_INTERFACE_IMUX3" ], [ "CMT_PMV_IMUX4", "INT_INTERFACE_IMUX4" ], [ "CMT_PMV_IMUX5", "INT_INTERFACE_IMUX5" ], [ "CMT_PMV_IMUX6", "INT_INTERFACE_IMUX6" ], [ "CMT_PMV_IMUX7", "INT_INTERFACE_IMUX7" ], [ "CMT_PMV_IMUX8", "INT_INTERFACE_IMUX8" ], [ "CMT_PMV_IMUX9", "INT_INTERFACE_IMUX9" ], [ "CMT_PMV_IMUX10", "INT_INTERFACE_IMUX10" ], [ "CMT_PMV_IMUX11", "INT_INTERFACE_IMUX11" ], [ "CMT_PMV_IMUX12", "INT_INTERFACE_IMUX12" ], [ "CMT_PMV_IMUX13", "INT_INTERFACE_IMUX13" ], [ "CMT_PMV_IMUX14", "INT_INTERFACE_IMUX14" ], [ "CMT_PMV_IMUX15", "INT_INTERFACE_IMUX15" ], [ "CMT_PMV_IMUX16", "INT_INTERFACE_IMUX16" ], [ "CMT_PMV_IMUX17", "INT_INTERFACE_IMUX17" ], [ "CMT_PMV_IMUX18", "INT_INTERFACE_IMUX18" ], [ "CMT_PMV_IMUX19", "INT_INTERFACE_IMUX19" ], [ "CMT_PMV_IMUX20", "INT_INTERFACE_IMUX20" ], [ "CMT_PMV_IMUX21", "INT_INTERFACE_IMUX21" ], [ "CMT_PMV_IMUX22", "INT_INTERFACE_IMUX22" ], [ "CMT_PMV_IMUX23", "INT_INTERFACE_IMUX23" ], [ "CMT_PMV_IMUX24", "INT_INTERFACE_IMUX24" ], [ "CMT_PMV_IMUX25", "INT_INTERFACE_IMUX25" ], [ "CMT_PMV_IMUX26", "INT_INTERFACE_IMUX26" ], [ "CMT_PMV_IMUX27", "INT_INTERFACE_IMUX27" ], [ "CMT_PMV_IMUX28", "INT_INTERFACE_IMUX28" ], [ "CMT_PMV_IMUX29", "INT_INTERFACE_IMUX29" ], [ "CMT_PMV_IMUX30", "INT_INTERFACE_IMUX30" ], [ "CMT_PMV_IMUX31", "INT_INTERFACE_IMUX31" ], [ "CMT_PMV_IMUX32", "INT_INTERFACE_IMUX32" ], [ "CMT_PMV_IMUX33", "INT_INTERFACE_IMUX33" ], [ "CMT_PMV_IMUX34", "INT_INTERFACE_IMUX34" ], [ "CMT_PMV_IMUX35", "INT_INTERFACE_IMUX35" ], [ "CMT_PMV_IMUX36", "INT_INTERFACE_IMUX36" ], [ "CMT_PMV_IMUX37", "INT_INTERFACE_IMUX37" ], [ "CMT_PMV_IMUX38", "INT_INTERFACE_IMUX38" ], [ "CMT_PMV_IMUX39", "INT_INTERFACE_IMUX39" ], [ "CMT_PMV_IMUX40", "INT_INTERFACE_IMUX40" ], [ "CMT_PMV_IMUX41", "INT_INTERFACE_IMUX41" ], [ "CMT_PMV_IMUX42", "INT_INTERFACE_IMUX42" ], [ "CMT_PMV_IMUX43", "INT_INTERFACE_IMUX43" ], [ "CMT_PMV_IMUX44", "INT_INTERFACE_IMUX44" ], [ "CMT_PMV_IMUX45", "INT_INTERFACE_IMUX45" ], [ "CMT_PMV_IMUX46", "INT_INTERFACE_IMUX46" ], [ "CMT_PMV_IMUX47", "INT_INTERFACE_IMUX47" ], [ "CMT_PMV_LH1", "INT_INTERFACE_LH1" ], [ "CMT_PMV_LH2", "INT_INTERFACE_LH2" ], [ "CMT_PMV_LH3", "INT_INTERFACE_LH3" ], [ "CMT_PMV_LH4", "INT_INTERFACE_LH4" ], [ "CMT_PMV_LH5", "INT_INTERFACE_LH5" ], [ "CMT_PMV_LH6", "INT_INTERFACE_LH6" ], [ "CMT_PMV_LH7", "INT_INTERFACE_LH7" ], [ "CMT_PMV_LH8", "INT_INTERFACE_LH8" ], [ "CMT_PMV_LH9", "INT_INTERFACE_LH9" ], [ "CMT_PMV_LH10", "INT_INTERFACE_LH10" ], [ "CMT_PMV_LH11", "INT_INTERFACE_LH11" ], [ "CMT_PMV_LH12", "INT_INTERFACE_LH12" ], [ "CMT_PMV_LOGIC_OUTS0", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "CMT_PMV_LOGIC_OUTS2", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "CMT_PMV_LOGIC_OUTS5", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "CMT_PMV_LOGIC_OUTS7", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "CMT_PMV_LOGIC_OUTS8", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "CMT_PMV_LOGIC_OUTS10", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "CMT_PMV_LOGIC_OUTS13", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "CMT_PMV_LOGIC_OUTS15", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "CMT_PMV_LOGIC_OUTS16", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "CMT_PMV_LOGIC_OUTS17", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "CMT_PMV_LOGIC_OUTS18", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "CMT_PMV_LOGIC_OUTS19", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "CMT_PMV_LOGIC_OUTS20", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "CMT_PMV_LOGIC_OUTS21", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "CMT_PMV_LOGIC_OUTS22", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "CMT_PMV_LOGIC_OUTS23", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "CMT_PMV_NE2A0", "INT_INTERFACE_NE2A0" ], [ "CMT_PMV_NE2A1", "INT_INTERFACE_NE2A1" ], [ "CMT_PMV_NE2A2", "INT_INTERFACE_NE2A2" ], [ "CMT_PMV_NE2A3", "INT_INTERFACE_NE2A3" ], [ "CMT_PMV_NE4BEG0", "INT_INTERFACE_NE4BEG0" ], [ "CMT_PMV_NE4BEG1", "INT_INTERFACE_NE4BEG1" ], [ "CMT_PMV_NE4BEG2", "INT_INTERFACE_NE4BEG2" ], [ "CMT_PMV_NE4BEG3", "INT_INTERFACE_NE4BEG3" ], [ "CMT_PMV_NE4C0", "INT_INTERFACE_NE4C0" ], [ "CMT_PMV_NE4C1", "INT_INTERFACE_NE4C1" ], [ "CMT_PMV_NE4C2", "INT_INTERFACE_NE4C2" ], [ "CMT_PMV_NE4C3", "INT_INTERFACE_NE4C3" ], [ "CMT_PMV_NW2A0", "INT_INTERFACE_NW2A0" ], [ "CMT_PMV_NW2A1", "INT_INTERFACE_NW2A1" ], [ "CMT_PMV_NW2A2", "INT_INTERFACE_NW2A2" ], [ "CMT_PMV_NW2A3", "INT_INTERFACE_NW2A3" ], [ "CMT_PMV_NW4A0", "INT_INTERFACE_NW4A0" ], [ "CMT_PMV_NW4A1", "INT_INTERFACE_NW4A1" ], [ "CMT_PMV_NW4A2", "INT_INTERFACE_NW4A2" ], [ "CMT_PMV_NW4A3", "INT_INTERFACE_NW4A3" ], [ "CMT_PMV_NW4END0", "INT_INTERFACE_NW4END0" ], [ "CMT_PMV_NW4END1", "INT_INTERFACE_NW4END1" ], [ "CMT_PMV_NW4END2", "INT_INTERFACE_NW4END2" ], [ "CMT_PMV_NW4END3", "INT_INTERFACE_NW4END3" ], [ "CMT_PMV_SE2A0", "INT_INTERFACE_SE2A0" ], [ "CMT_PMV_SE2A1", "INT_INTERFACE_SE2A1" ], [ "CMT_PMV_SE2A2", "INT_INTERFACE_SE2A2" ], [ "CMT_PMV_SE2A3", "INT_INTERFACE_SE2A3" ], [ "CMT_PMV_SE4BEG0", "INT_INTERFACE_SE4BEG0" ], [ "CMT_PMV_SE4BEG1", "INT_INTERFACE_SE4BEG1" ], [ "CMT_PMV_SE4BEG2", "INT_INTERFACE_SE4BEG2" ], [ "CMT_PMV_SE4BEG3", "INT_INTERFACE_SE4BEG3" ], [ "CMT_PMV_SE4C0", "INT_INTERFACE_SE4C0" ], [ "CMT_PMV_SE4C1", "INT_INTERFACE_SE4C1" ], [ "CMT_PMV_SE4C2", "INT_INTERFACE_SE4C2" ], [ "CMT_PMV_SE4C3", "INT_INTERFACE_SE4C3" ], [ "CMT_PMV_SW2A0", "INT_INTERFACE_SW2A0" ], [ "CMT_PMV_SW2A1", "INT_INTERFACE_SW2A1" ], [ "CMT_PMV_SW2A2", "INT_INTERFACE_SW2A2" ], [ "CMT_PMV_SW2A3", "INT_INTERFACE_SW2A3" ], [ "CMT_PMV_SW4A0", "INT_INTERFACE_SW4A0" ], [ "CMT_PMV_SW4A1", "INT_INTERFACE_SW4A1" ], [ "CMT_PMV_SW4A2", "INT_INTERFACE_SW4A2" ], [ "CMT_PMV_SW4A3", "INT_INTERFACE_SW4A3" ], [ "CMT_PMV_SW4END0", "INT_INTERFACE_SW4END0" ], [ "CMT_PMV_SW4END1", "INT_INTERFACE_SW4END1" ], [ "CMT_PMV_SW4END2", "INT_INTERFACE_SW4END2" ], [ "CMT_PMV_SW4END3", "INT_INTERFACE_SW4END3" ], [ "CMT_PMV_WL1END0", "INT_INTERFACE_WL1END0" ], [ "CMT_PMV_WL1END1", "INT_INTERFACE_WL1END1" ], [ "CMT_PMV_WL1END2", "INT_INTERFACE_WL1END2" ], [ "CMT_PMV_WL1END3", "INT_INTERFACE_WL1END3" ], [ "CMT_PMV_WR1END0", "INT_INTERFACE_WR1END0" ], [ "CMT_PMV_WR1END1", "INT_INTERFACE_WR1END1" ], [ "CMT_PMV_WR1END2", "INT_INTERFACE_WR1END2" ], [ "CMT_PMV_WR1END3", "INT_INTERFACE_WR1END3" ], [ "CMT_PMV_WW2A0", "INT_INTERFACE_WW2A0" ], [ "CMT_PMV_WW2A1", "INT_INTERFACE_WW2A1" ], [ "CMT_PMV_WW2A2", "INT_INTERFACE_WW2A2" ], [ "CMT_PMV_WW2A3", "INT_INTERFACE_WW2A3" ], [ "CMT_PMV_WW2END0", "INT_INTERFACE_WW2END0" ], [ "CMT_PMV_WW2END1", "INT_INTERFACE_WW2END1" ], [ "CMT_PMV_WW2END2", "INT_INTERFACE_WW2END2" ], [ "CMT_PMV_WW2END3", "INT_INTERFACE_WW2END3" ], [ "CMT_PMV_WW4A0", "INT_INTERFACE_WW4A0" ], [ "CMT_PMV_WW4A1", "INT_INTERFACE_WW4A1" ], [ "CMT_PMV_WW4A2", "INT_INTERFACE_WW4A2" ], [ "CMT_PMV_WW4A3", "INT_INTERFACE_WW4A3" ], [ "CMT_PMV_WW4B0", "INT_INTERFACE_WW4B0" ], [ "CMT_PMV_WW4B1", "INT_INTERFACE_WW4B1" ], [ "CMT_PMV_WW4B2", "INT_INTERFACE_WW4B2" ], [ "CMT_PMV_WW4B3", "INT_INTERFACE_WW4B3" ], [ "CMT_PMV_WW4C0", "INT_INTERFACE_WW4C0" ], [ "CMT_PMV_WW4C1", "INT_INTERFACE_WW4C1" ], [ "CMT_PMV_WW4C2", "INT_INTERFACE_WW4C2" ], [ "CMT_PMV_WW4C3", "INT_INTERFACE_WW4C3" ], [ "CMT_PMV_WW4END0", "INT_INTERFACE_WW4END0" ], [ "CMT_PMV_WW4END1", "INT_INTERFACE_WW4END1" ], [ "CMT_PMV_WW4END2", "INT_INTERFACE_WW4END2" ], [ "CMT_PMV_WW4END3", "INT_INTERFACE_WW4END3" ], [ "L_TERM_INT_PHASER_TO_IO_ICLK", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "L_TERM_INT_PHASER_TO_IO_ICLKDIV", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "L_TERM_INT_PHASER_TO_IO_OCLK", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "L_TERM_INT_PHASER_TO_IO_OCLKDIV", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ] ] }, { "grid_deltas": [ 0, -9 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "CMT_TOP_L_LOWER_T" ], "wire_pairs": [ [ "CMT_L_LOWER_B_CLK_IN1_HCLK", "CMT_LR_LOWER_T_CLK_IN1_HCLK" ], [ "CMT_L_LOWER_B_CLK_IN2_HCLK", "CMT_LR_LOWER_T_CLK_IN2_HCLK" ], [ "CMT_L_LOWER_B_CLK_IN3_HCLK", "CMT_LR_LOWER_T_CLK_IN3_HCLK" ], [ "CMT_L_LOWER_B_CLK_MMCM0", "CMT_LR_LOWER_T_CLK_MMCM0" ], [ "CMT_L_LOWER_B_CLK_MMCM1", "CMT_LR_LOWER_T_CLK_MMCM1" ], [ "CMT_L_LOWER_B_CLK_MMCM2", "CMT_LR_LOWER_T_CLK_MMCM2" ], [ "CMT_L_LOWER_B_CLK_MMCM3", "CMT_LR_LOWER_T_CLK_MMCM3" ], [ "CMT_L_LOWER_B_CLK_MMCM4", "CMT_LR_LOWER_T_CLK_MMCM4" ], [ "CMT_L_LOWER_B_CLK_MMCM5", "CMT_LR_LOWER_T_CLK_MMCM5" ], [ "CMT_L_LOWER_B_CLK_MMCM6", "CMT_LR_LOWER_T_CLK_MMCM6" ], [ "CMT_L_LOWER_B_CLK_MMCM7", "CMT_LR_LOWER_T_CLK_MMCM7" ], [ "CMT_L_LOWER_B_CLK_MMCM8", "CMT_LR_LOWER_T_CLK_MMCM8" ], [ "CMT_L_LOWER_B_CLK_MMCM9", "CMT_LR_LOWER_T_CLK_MMCM9" ], [ "CMT_L_LOWER_B_CLK_MMCM10", "CMT_LR_LOWER_T_CLK_MMCM10" ], [ "CMT_L_LOWER_B_CLK_MMCM11", "CMT_LR_LOWER_T_CLK_MMCM11" ], [ "CMT_L_LOWER_B_CLK_MMCM12", "CMT_LR_LOWER_T_CLK_MMCM12" ], [ "CMT_L_LOWER_B_CLK_MMCM13", "CMT_LR_LOWER_T_CLK_MMCM13" ], [ "CMT_L_LOWER_B_CLK_PERF0", "CMT_LR_LOWER_T_CLK_PERF0" ], [ "CMT_L_LOWER_B_CLK_PERF1", "CMT_LR_LOWER_T_CLK_PERF1" ], [ "CMT_L_LOWER_B_CLK_PERF2", "CMT_LR_LOWER_T_CLK_PERF2" ], [ "CMT_L_LOWER_B_CLK_PERF3", "CMT_LR_LOWER_T_CLK_PERF3" ], [ "CMT_MMCM_A_RDCLK_TOFIFO", "CMT_PHASER_OUT_A_RDCLK_TOFIFO" ], [ "CMT_MMCM_A_RDEN_TOFIFO", "CMT_PHASER_OUT_A_RDEN_TOFIFO" ], [ "CMT_MMCM_A_WRCLK_TOFIFO", "CMT_PHASER_IN_A_WRCLK_TOFIFO" ], [ "CMT_MMCM_A_WREN_TOFIFO", "CMT_PHASER_IN_A_WREN_TOFIFO" ], [ "CMT_MMCM_PHASERA_CTSBUS0", "CMT_PHASERA_CTSBUS0" ], [ "CMT_MMCM_PHASERA_CTSBUS1", "CMT_PHASERA_CTSBUS1" ], [ "CMT_MMCM_PHASERA_DQSBUS0", "CMT_PHASERA_DQSBUS0" ], [ "CMT_MMCM_PHASERA_DQSBUS1", "CMT_PHASERA_DQSBUS1" ], [ "CMT_MMCM_PHASERA_DTSBUS0", "CMT_PHASERA_DTSBUS0" ], [ "CMT_MMCM_PHASERA_DTSBUS1", "CMT_PHASERA_DTSBUS1" ], [ "CMT_MMCM_PHASERREF0", "CMT_PHASER_DOWN_PHASERREF0" ], [ "CMT_MMCM_PHASERREF1", "CMT_PHASER_DOWN_PHASERREF1" ], [ "CMT_MMCM_PHASERREF_ABOVE0", "CMT_PHASER_DOWN_PHASERREF_ABOVE0" ], [ "CMT_MMCM_PHASERREF_ABOVE1", "CMT_PHASER_DOWN_PHASERREF_ABOVE1" ], [ "CMT_MMCM_PHASERREF_BELOW0", "CMT_PHASER_DOWN_PHASERREF_BELOW0" ], [ "CMT_MMCM_PHASERREF_BELOW1", "CMT_PHASER_DOWN_PHASERREF_BELOW1" ], [ "CMT_MMCM_PHASER_IN_A_ICLK", "CMT_PHASER_IN_A_ICLK" ], [ "CMT_MMCM_PHASER_IN_A_ICLKDIV", "CMT_PHASER_IN_A_ICLKDIV" ], [ "CMT_MMCM_PHASER_IN_B_ICLK", "CMT_PHASER_B_TOMMCM_ICLK" ], [ "CMT_MMCM_PHASER_IN_B_ICLKDIV", "CMT_PHASER_B_TOMMCM_ICLKDIV" ], [ "CMT_MMCM_PHASER_OUT_A_OCLK", "CMT_PHASER_OUT_A_OCLK" ], [ "CMT_MMCM_PHASER_OUT_A_OCLK1X_90", "CMT_PHASER_OUT_A_OCLK1X_90" ], [ "CMT_MMCM_PHASER_OUT_A_OCLKDIV", "CMT_PHASER_OUT_A_OCLKDIV" ], [ "CMT_MMCM_PHASER_OUT_B_OCLK", "CMT_PHASER_B_TOMMCM_OCLK" ], [ "CMT_MMCM_PHASER_OUT_B_OCLKDIV", "CMT_PHASER_B_TOMMCM_OCLKDIV" ], [ "CMT_MMCM_PHYCTRL_SYNC_BB_UP", "CMT_PHASER_BOT_SYNC_BB" ], [ "MMCMOUT_CLK_FREQ_BB_0", "MMCMOUT_CLK_FREQ_BB_REBUFIN0" ], [ "MMCMOUT_CLK_FREQ_BB_1", "MMCMOUT_CLK_FREQ_BB_REBUFIN1" ], [ "MMCMOUT_CLK_FREQ_BB_2", "MMCMOUT_CLK_FREQ_BB_REBUFIN2" ], [ "MMCMOUT_CLK_FREQ_BB_3", "MMCMOUT_CLK_FREQ_BB_REBUFIN3" ], [ "MMCM_CLK_FREQ_BB_NS0", "MMCM_CLK_FREQBB_REBUFOUT0" ], [ "MMCM_CLK_FREQ_BB_NS1", "MMCM_CLK_FREQBB_REBUFOUT1" ], [ "MMCM_CLK_FREQ_BB_NS2", "MMCM_CLK_FREQBB_REBUFOUT2" ], [ "MMCM_CLK_FREQ_BB_NS3", "MMCM_CLK_FREQBB_REBUFOUT3" ] ] }, { "grid_deltas": [ 0, 9 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "TERM_CMT" ], "wire_pairs": [ [ "MMCM_CLK_FREQ_BB_REBUF0_NS", "TERM_CMT_FREQ_REF_NS0" ], [ "MMCM_CLK_FREQ_BB_REBUF1_NS", "TERM_CMT_FREQ_REF_NS1" ], [ "MMCM_CLK_FREQ_BB_REBUF2_NS", "TERM_CMT_FREQ_REF_NS2" ], [ "MMCM_CLK_FREQ_BB_REBUF3_NS", "TERM_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_15", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_15", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_15", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_15", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_15", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_15", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_15", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_15", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_15", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_15", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_15", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_15", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_15", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_15", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_15", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_15", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_15", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_15", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_15", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_15", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_15", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_15", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_15", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_15", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_15", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_15", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_15", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_15", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_15", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_15", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_15", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_15", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_15", "VBRK_LH1" ], [ "CMT_TOP_LH2_15", "VBRK_LH2" ], [ "CMT_TOP_LH3_15", "VBRK_LH3" ], [ "CMT_TOP_LH4_15", "VBRK_LH4" ], [ "CMT_TOP_LH5_15", "VBRK_LH5" ], [ "CMT_TOP_LH6_15", "VBRK_LH6" ], [ "CMT_TOP_LH7_15", "VBRK_LH7" ], [ "CMT_TOP_LH8_15", "VBRK_LH8" ], [ "CMT_TOP_LH9_15", "VBRK_LH9" ], [ "CMT_TOP_LH10_15", "VBRK_LH10" ], [ "CMT_TOP_LH11_15", "VBRK_LH11" ], [ "CMT_TOP_LH12_15", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_15", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_15", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_15", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_15", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_15", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_15", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_15", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_15", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_15", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_15", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_15", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_15", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_15", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_15", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_15", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_15", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_15", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_15", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_15", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_15", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_15", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_15", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_15", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_15", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_15", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_15", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_15", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_15", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_15", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_15", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_15", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_15", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_15", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_15", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_15", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_15", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_15", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_15", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_15", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_15", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_15", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_15", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_15", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_15", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_15", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_15", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_15", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_15", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_15", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_15", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_15", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_15", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_15", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_15", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_15", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_15", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_15", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_15", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_15", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_15", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_15", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_15", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_15", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_15", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_15", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_15", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_15", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_15", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_15", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_15", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_15", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_15", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_15", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_15", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_15", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_15", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_15", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_15", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_15", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_15", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_15", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_15", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_14", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_14", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_14", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_14", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_14", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_14", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_14", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_14", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_14", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_14", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_14", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_14", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_14", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_14", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_14", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_14", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_14", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_14", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_14", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_14", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_14", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_14", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_14", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_14", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_14", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_14", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_14", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_14", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_14", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_14", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_14", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_14", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_14", "VBRK_LH1" ], [ "CMT_TOP_LH2_14", "VBRK_LH2" ], [ "CMT_TOP_LH3_14", "VBRK_LH3" ], [ "CMT_TOP_LH4_14", "VBRK_LH4" ], [ "CMT_TOP_LH5_14", "VBRK_LH5" ], [ "CMT_TOP_LH6_14", "VBRK_LH6" ], [ "CMT_TOP_LH7_14", "VBRK_LH7" ], [ "CMT_TOP_LH8_14", "VBRK_LH8" ], [ "CMT_TOP_LH9_14", "VBRK_LH9" ], [ "CMT_TOP_LH10_14", "VBRK_LH10" ], [ "CMT_TOP_LH11_14", "VBRK_LH11" ], [ "CMT_TOP_LH12_14", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_14", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_14", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_14", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_14", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_14", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_14", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_14", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_14", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_14", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_14", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_14", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_14", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_14", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_14", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_14", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_14", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_14", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_14", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_14", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_14", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_14", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_14", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_14", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_14", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_14", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_14", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_14", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_14", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_14", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_14", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_14", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_14", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_14", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_14", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_14", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_14", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_14", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_14", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_14", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_14", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_14", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_14", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_14", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_14", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_14", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_14", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_14", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_14", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_14", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_14", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_14", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_14", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_14", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_14", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_14", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_14", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_14", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_14", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_14", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_14", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_14", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_14", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_14", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_14", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_14", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_14", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_14", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_14", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_14", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_14", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_14", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_14", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_14", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_14", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_14", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_14", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_14", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_14", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_14", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_14", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_13", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_13", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_13", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_13", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_13", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_13", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_13", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_13", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_13", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_13", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_13", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_13", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_13", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_13", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_13", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_13", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_13", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_13", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_13", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_13", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_13", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_13", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_13", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_13", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_13", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_13", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_13", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_13", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_13", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_13", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_13", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_13", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_13", "VBRK_LH1" ], [ "CMT_TOP_LH2_13", "VBRK_LH2" ], [ "CMT_TOP_LH3_13", "VBRK_LH3" ], [ "CMT_TOP_LH4_13", "VBRK_LH4" ], [ "CMT_TOP_LH5_13", "VBRK_LH5" ], [ "CMT_TOP_LH6_13", "VBRK_LH6" ], [ "CMT_TOP_LH7_13", "VBRK_LH7" ], [ "CMT_TOP_LH8_13", "VBRK_LH8" ], [ "CMT_TOP_LH9_13", "VBRK_LH9" ], [ "CMT_TOP_LH10_13", "VBRK_LH10" ], [ "CMT_TOP_LH11_13", "VBRK_LH11" ], [ "CMT_TOP_LH12_13", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_13", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_13", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_13", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_13", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_13", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_13", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_13", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_13", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_13", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_13", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_13", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_13", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_13", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_13", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_13", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_13", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_13", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_13", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_13", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_13", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_13", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_13", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_13", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_13", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_13", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_13", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_13", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_13", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_13", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_13", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_13", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_13", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_13", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_13", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_13", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_13", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_13", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_13", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_13", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_13", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_13", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_13", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_13", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_13", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_13", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_13", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_13", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_13", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_13", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_13", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_13", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_13", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_13", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_13", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_13", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_13", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_13", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_13", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_13", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_13", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_13", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_13", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_13", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_13", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_13", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_13", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_13", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_13", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_13", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_13", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_13", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_13", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_13", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_13", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_13", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_13", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_13", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_13", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_13", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_13", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_13", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_13", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_12", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_12", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_12", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_12", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_12", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_12", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_12", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_12", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_12", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_12", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_12", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_12", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_12", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_12", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_12", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_12", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_12", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_12", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_12", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_12", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_12", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_12", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_12", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_12", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_12", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_12", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_12", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_12", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_12", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_12", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_12", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_12", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_12", "VBRK_LH1" ], [ "CMT_TOP_LH2_12", "VBRK_LH2" ], [ "CMT_TOP_LH3_12", "VBRK_LH3" ], [ "CMT_TOP_LH4_12", "VBRK_LH4" ], [ "CMT_TOP_LH5_12", "VBRK_LH5" ], [ "CMT_TOP_LH6_12", "VBRK_LH6" ], [ "CMT_TOP_LH7_12", "VBRK_LH7" ], [ "CMT_TOP_LH8_12", "VBRK_LH8" ], [ "CMT_TOP_LH9_12", "VBRK_LH9" ], [ "CMT_TOP_LH10_12", "VBRK_LH10" ], [ "CMT_TOP_LH11_12", "VBRK_LH11" ], [ "CMT_TOP_LH12_12", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_12", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_12", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_12", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_12", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_12", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_12", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_12", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_12", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_12", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_12", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_12", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_12", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_12", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_12", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_12", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_12", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_12", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_12", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_12", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_12", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_12", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_12", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_12", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_12", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_12", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_12", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_12", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_12", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_12", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_12", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_12", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_12", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_12", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_12", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_12", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_12", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_12", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_12", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_12", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_12", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_12", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_12", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_12", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_12", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_12", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_12", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_12", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_12", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_12", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_12", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_12", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_12", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_12", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_12", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_12", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_12", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_12", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_12", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_12", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_12", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_12", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_12", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_12", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_12", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_12", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_12", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_12", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_12", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_12", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_12", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_12", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_12", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_12", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_12", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_12", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_12", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_12", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_12", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_12", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_12", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_11", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_11", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_11", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_11", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_11", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_11", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_11", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_11", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_11", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_11", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_11", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_11", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_11", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_11", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_11", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_11", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_11", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_11", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_11", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_11", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_11", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_11", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_11", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_11", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_11", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_11", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_11", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_11", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_11", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_11", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_11", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_11", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_11", "VBRK_LH1" ], [ "CMT_TOP_LH2_11", "VBRK_LH2" ], [ "CMT_TOP_LH3_11", "VBRK_LH3" ], [ "CMT_TOP_LH4_11", "VBRK_LH4" ], [ "CMT_TOP_LH5_11", "VBRK_LH5" ], [ "CMT_TOP_LH6_11", "VBRK_LH6" ], [ "CMT_TOP_LH7_11", "VBRK_LH7" ], [ "CMT_TOP_LH8_11", "VBRK_LH8" ], [ "CMT_TOP_LH9_11", "VBRK_LH9" ], [ "CMT_TOP_LH10_11", "VBRK_LH10" ], [ "CMT_TOP_LH11_11", "VBRK_LH11" ], [ "CMT_TOP_LH12_11", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_11", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_11", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_11", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_11", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_11", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_11", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_11", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_11", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_11", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_11", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_11", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_11", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_11", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_11", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_11", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_11", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_11", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_11", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_11", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_11", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_11", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_11", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_11", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_11", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_11", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_11", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_11", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_11", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_11", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_11", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_11", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_11", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_11", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_11", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_11", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_11", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_11", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_11", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_11", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_11", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_11", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_11", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_11", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_11", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_11", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_11", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_11", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_11", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_11", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_11", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_11", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_11", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_11", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_11", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_11", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_11", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_11", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_11", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_11", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_11", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_11", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_11", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_11", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_11", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_11", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_11", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_11", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_11", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_11", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_11", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_11", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_11", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_11", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_11", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_11", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_11", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_11", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_11", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_11", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_11", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_11", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_11", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_10", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_10", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_10", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_10", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_10", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_10", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_10", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_10", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_10", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_10", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_10", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_10", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_10", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_10", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_10", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_10", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_10", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_10", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_10", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_10", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_10", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_10", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_10", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_10", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_10", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_10", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_10", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_10", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_10", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_10", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_10", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_10", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_10", "VBRK_LH1" ], [ "CMT_TOP_LH2_10", "VBRK_LH2" ], [ "CMT_TOP_LH3_10", "VBRK_LH3" ], [ "CMT_TOP_LH4_10", "VBRK_LH4" ], [ "CMT_TOP_LH5_10", "VBRK_LH5" ], [ "CMT_TOP_LH6_10", "VBRK_LH6" ], [ "CMT_TOP_LH7_10", "VBRK_LH7" ], [ "CMT_TOP_LH8_10", "VBRK_LH8" ], [ "CMT_TOP_LH9_10", "VBRK_LH9" ], [ "CMT_TOP_LH10_10", "VBRK_LH10" ], [ "CMT_TOP_LH11_10", "VBRK_LH11" ], [ "CMT_TOP_LH12_10", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_10", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_10", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_10", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_10", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_10", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_10", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_10", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_10", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_10", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_10", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_10", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_10", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_10", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_10", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_10", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_10", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_10", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_10", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_10", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_10", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_10", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_10", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_10", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_10", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_10", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_10", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_10", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_10", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_10", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_10", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_10", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_10", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_10", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_10", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_10", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_10", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_10", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_10", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_10", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_10", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_10", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_10", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_10", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_10", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_10", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_10", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_10", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_10", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_10", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_10", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_10", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_10", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_10", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_10", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_10", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_10", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_10", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_10", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_10", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_10", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_10", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_10", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_10", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_10", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_10", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_10", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_10", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_10", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_10", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_10", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_10", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_10", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_10", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_10", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_10", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_10", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_10", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_10", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_10", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_10", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_9", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_9", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_9", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_9", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_9", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_9", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_9", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_9", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_9", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_9", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_9", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_9", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_9", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_9", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_9", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_9", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_9", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_9", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_9", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_9", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_9", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_9", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_9", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_9", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_9", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_9", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_9", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_9", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_9", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_9", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_9", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_9", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_9", "VBRK_LH1" ], [ "CMT_TOP_LH2_9", "VBRK_LH2" ], [ "CMT_TOP_LH3_9", "VBRK_LH3" ], [ "CMT_TOP_LH4_9", "VBRK_LH4" ], [ "CMT_TOP_LH5_9", "VBRK_LH5" ], [ "CMT_TOP_LH6_9", "VBRK_LH6" ], [ "CMT_TOP_LH7_9", "VBRK_LH7" ], [ "CMT_TOP_LH8_9", "VBRK_LH8" ], [ "CMT_TOP_LH9_9", "VBRK_LH9" ], [ "CMT_TOP_LH10_9", "VBRK_LH10" ], [ "CMT_TOP_LH11_9", "VBRK_LH11" ], [ "CMT_TOP_LH12_9", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_9", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_9", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_9", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_9", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_9", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_9", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_9", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_9", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_9", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_9", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_9", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_9", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_9", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_9", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_9", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_9", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_9", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_9", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_9", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_9", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_9", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_9", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_9", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_9", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_9", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_9", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_9", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_9", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_9", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_9", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_9", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_9", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_9", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_9", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_9", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_9", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_9", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_9", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_9", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_9", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_9", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_9", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_9", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_9", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_9", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_9", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_9", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_9", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_9", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_9", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_9", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_9", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_9", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_9", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_9", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_9", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_9", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_9", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_9", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_9", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_9", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_9", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_9", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_9", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_9", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_9", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_9", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_9", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_9", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_9", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_9", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_9", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_9", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_9", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_9", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_9", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_9", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_9", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_9", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_9", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_9", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_9", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_7", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_7", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_5", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_5", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 6 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 7 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 8 ], "tile_types": [ "CMT_TOP_L_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -8 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "HCLK_CMT_L" ], "wire_pairs": [ [ "CMT_BOT_HCLKMUX_CLKINT_0", "HCLK_CMT_MUX_CLKINT_0" ], [ "CMT_BOT_HCLKMUX_CLKINT_1", "HCLK_CMT_MUX_CLKINT_1" ], [ "CMT_LR_LOWER_T_CLK_IN1_HCLK", "HCLK_CMT_MUX_MMCM_CLKIN1" ], [ "CMT_LR_LOWER_T_CLK_IN2_HCLK", "HCLK_CMT_MUX_MMCM_CLKIN2" ], [ "CMT_LR_LOWER_T_CLK_IN3_HCLK", "HCLK_CMT_MUX_MMCM_CLKFBIN" ], [ "CMT_LR_LOWER_T_CLK_MMCM0", "HCLK_CMT_MUX_CLK_MMCM0" ], [ "CMT_LR_LOWER_T_CLK_MMCM1", "HCLK_CMT_MUX_CLK_MMCM1" ], [ "CMT_LR_LOWER_T_CLK_MMCM2", "HCLK_CMT_MUX_CLK_MMCM2" ], [ "CMT_LR_LOWER_T_CLK_MMCM3", "HCLK_CMT_MUX_CLK_MMCM3" ], [ "CMT_LR_LOWER_T_CLK_MMCM4", "HCLK_CMT_MUX_CLK_MMCM4" ], [ "CMT_LR_LOWER_T_CLK_MMCM5", "HCLK_CMT_MUX_CLK_MMCM5" ], [ "CMT_LR_LOWER_T_CLK_MMCM6", "HCLK_CMT_MUX_CLK_MMCM6" ], [ "CMT_LR_LOWER_T_CLK_MMCM7", "HCLK_CMT_MUX_CLK_MMCM7" ], [ "CMT_LR_LOWER_T_CLK_MMCM8", "HCLK_CMT_MUX_CLK_MMCM8" ], [ "CMT_LR_LOWER_T_CLK_MMCM9", "HCLK_CMT_MUX_CLK_MMCM9" ], [ "CMT_LR_LOWER_T_CLK_MMCM10", "HCLK_CMT_MUX_CLK_MMCM10" ], [ "CMT_LR_LOWER_T_CLK_MMCM11", "HCLK_CMT_MUX_CLK_MMCM11" ], [ "CMT_LR_LOWER_T_CLK_MMCM12", "HCLK_CMT_MUX_CLK_MMCM12" ], [ "CMT_LR_LOWER_T_CLK_MMCM13", "HCLK_CMT_MUX_CLK_MMCM13" ], [ "CMT_LR_LOWER_T_CLK_PERF0", "HCLK_CMT_MUX_MMCM_MUXED0" ], [ "CMT_LR_LOWER_T_CLK_PERF1", "HCLK_CMT_MUX_MMCM_MUXED1" ], [ "CMT_LR_LOWER_T_CLK_PERF2", "HCLK_CMT_MUX_MMCM_MUXED2" ], [ "CMT_LR_LOWER_T_CLK_PERF3", "HCLK_CMT_MUX_MMCM_MUXED3" ], [ "CMT_PHASER_BOT_ENCALIB0", "HCLK_CMT_ECALIB0" ], [ "CMT_PHASER_BOT_ENCALIB1", "HCLK_CMT_ECALIB1" ], [ "CMT_PHASER_BOT_IBURSTPENDING0", "HCLK_CMT_IBURSTPENDING0" ], [ "CMT_PHASER_BOT_IBURSTPENDING1", "HCLK_CMT_IBURSTPENDING1" ], [ "CMT_PHASER_BOT_IRANKA0", "HCLK_CMT_PHY_CONTROL_IRANKA0" ], [ "CMT_PHASER_BOT_IRANKA1", "HCLK_CMT_PHY_CONTROL_IRANKA1" ], [ "CMT_PHASER_BOT_IRANKB0", "HCLK_CMT_PHY_CONTROL_IRANKB0" ], [ "CMT_PHASER_BOT_IRANKB1", "HCLK_CMT_PHY_CONTROL_IRANKB1" ], [ "CMT_PHASER_BOT_OBURSTPENDING0", "HCLK_CMT_OBURSTPENDING0" ], [ "CMT_PHASER_BOT_OBURSTPENDING1", "HCLK_CMT_OBURSTPENDING1" ], [ "CMT_PHASER_BOT_REFMUX_0", "HCLK_CMT_FREQ_PHASER_REFMUX_0" ], [ "CMT_PHASER_BOT_REFMUX_1", "HCLK_CMT_FREQ_PHASER_REFMUX_1" ], [ "CMT_PHASER_BOT_REFMUX_2", "HCLK_CMT_FREQ_PHASER_REFMUX_2" ], [ "CMT_PHASER_BOT_SYNC_BB", "HCLK_CMT_PHY_SYNC_BB" ], [ "CMT_PHASER_DOWN_PHASERREF0", "HCLK_CMT_BUFMR_PHASEREF0" ], [ "CMT_PHASER_DOWN_PHASERREF1", "HCLK_CMT_BUFMR_PHASEREF1" ], [ "CMT_PHASER_DOWN_PHASERREF_ABOVE0", "HCLK_CMT_PHASEREF_ABOVE0" ], [ "CMT_PHASER_DOWN_PHASERREF_ABOVE1", "HCLK_CMT_PHASEREF_ABOVE1" ], [ "CMT_PHASER_DOWN_PHASERREF_BELOW0", "HCLK_CMT_PHASEREF_BELOW0" ], [ "CMT_PHASER_DOWN_PHASERREF_BELOW1", "HCLK_CMT_PHASEREF_BELOW1" ], [ "CMT_PHASER_IN_A_RCLK0", "HCLK_CMT_PHASERIN_RCLK0" ], [ "CMT_PHASER_IN_B_RCLK1", "HCLK_CMT_PHASERIN_RCLK1" ], [ "MMCM_CLK_FREQBB_REBUFOUT0", "HCLK_CMT_FREQ_REF_NS0" ], [ "MMCM_CLK_FREQBB_REBUFOUT1", "HCLK_CMT_FREQ_REF_NS1" ], [ "MMCM_CLK_FREQBB_REBUFOUT2", "HCLK_CMT_FREQ_REF_NS2" ], [ "MMCM_CLK_FREQBB_REBUFOUT3", "HCLK_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_7", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_7", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_5", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_5", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CMT_TOP_L_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -13 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "CMT_TOP_L_UPPER_T" ], "wire_pairs": [ [ "CMT_PHASERD_CTSBUS0", "CMT_PLL_PHASERD_CTSBUS0" ], [ "CMT_PHASERD_CTSBUS1", "CMT_PLL_PHASERD_CTSBUS1" ], [ "CMT_PHASERD_DQSBUS0", "CMT_PLL_PHASERD_DQSBUS0" ], [ "CMT_PHASERD_DQSBUS1", "CMT_PLL_PHASERD_DQSBUS1" ], [ "CMT_PHASERD_DTSBUS0", "CMT_PLL_PHASERD_DTSBUS0" ], [ "CMT_PHASERD_DTSBUS1", "CMT_PLL_PHASERD_DTSBUS1" ], [ "CMT_PHASER_IN_D_ICLK", "CMT_PLL_PHASER_IN_D_ICLK" ], [ "CMT_PHASER_IN_D_ICLKDIV", "CMT_PLL_PHASER_IN_D_ICLKDIV" ], [ "CMT_PHASER_IN_D_WRENABLE_FIFO", "CMT_PLL_PHASER_WRENABLE_TOFIFO" ], [ "CMT_PHASER_OUT_D_OCLK", "CMT_PLL_PHASER_OUT_D_OCLK" ], [ "CMT_PHASER_OUT_D_OCLK1X_90", "CMT_PLL_PHASER_OUT_D_OCLK1X_90" ], [ "CMT_PHASER_OUT_D_OCLKDIV", "CMT_PLL_PHASER_OUT_D_OCLKDIV" ], [ "CMT_PHASER_TOP_SYNC_BB", "CMT_PLL_PHYCTRL_SYNC_BB_DN" ], [ "CMT_PHASER_UP_PHASERREF0", "CMT_PLL_PHASERREF0" ], [ "CMT_PHASER_UP_PHASERREF1", "CMT_PLL_PHASERREF1" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE0", "CMT_PLL_PHASERREF_ABOVE0" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE1", "CMT_PLL_PHASERREF_ABOVE1" ], [ "CMT_PHASER_UP_PHASERREF_BELOW0", "CMT_PLL_PHASERREF_BELOW0" ], [ "CMT_PHASER_UP_PHASERREF_BELOW1", "CMT_PLL_PHASERREF_BELOW1" ], [ "CMT_R_PHASER_IN_D_WRCLK_TOFIFO", "CMT_PLL_PHASER_WRCLK_TOFIFO" ], [ "CMT_R_PHASER_OUT_D_RDCLK_TOFIFO", "CMT_PLL_PHASER_RDCLK_TOFIFO" ], [ "CMT_R_PHASER_OUT_D_RDENABLE_TOFIFO", "CMT_PLL_PHASER_RDENABLE_TOFIFO" ], [ "CMT_R_TOP_UPPER_B_CLKFBIN", "CMT_TOP_L_UPPER_T_CLKFBIN" ], [ "CMT_R_TOP_UPPER_B_CLKIN1", "CMT_TOP_L_UPPER_T_CLKIN1" ], [ "CMT_R_TOP_UPPER_B_CLKIN2", "CMT_TOP_L_UPPER_T_CLKIN2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL0", "CMT_TOP_L_UPPER_T_CLKPLL0" ], [ "CMT_R_TOP_UPPER_B_CLKPLL1", "CMT_TOP_L_UPPER_T_CLKPLL1" ], [ "CMT_R_TOP_UPPER_B_CLKPLL2", "CMT_TOP_L_UPPER_T_CLKPLL2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL3", "CMT_TOP_L_UPPER_T_CLKPLL3" ], [ "CMT_R_TOP_UPPER_B_CLKPLL4", "CMT_TOP_L_UPPER_T_CLKPLL4" ], [ "CMT_R_TOP_UPPER_B_CLKPLL5", "CMT_TOP_L_UPPER_T_CLKPLL5" ], [ "CMT_R_TOP_UPPER_B_CLKPLL6", "CMT_TOP_L_UPPER_T_CLKPLL6" ], [ "CMT_R_TOP_UPPER_B_CLKPLL7", "CMT_TOP_L_UPPER_T_CLKPLL7" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN0", "PLLOUT_CLK_FREQ_BB_0" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN1", "PLLOUT_CLK_FREQ_BB_1" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN2", "PLLOUT_CLK_FREQ_BB_2" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN3", "PLLOUT_CLK_FREQ_BB_3" ], [ "PLL_CLK_FREQBB_REBUFOUT0", "PLL_CLK_FREQ_BB0_NS" ], [ "PLL_CLK_FREQBB_REBUFOUT1", "PLL_CLK_FREQ_BB1_NS" ], [ "PLL_CLK_FREQBB_REBUFOUT2", "PLL_CLK_FREQ_BB2_NS" ], [ "PLL_CLK_FREQBB_REBUFOUT3", "PLL_CLK_FREQ_BB3_NS" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "HCLK_CMT_L" ], "wire_pairs": [ [ "CMT_FREQ_PHASER_REFMUX_0", "HCLK_CMT_FREQ_PHASER_REFMUX_0" ], [ "CMT_FREQ_PHASER_REFMUX_1", "HCLK_CMT_FREQ_PHASER_REFMUX_1" ], [ "CMT_FREQ_PHASER_REFMUX_2", "HCLK_CMT_FREQ_PHASER_REFMUX_2" ], [ "CMT_L_TOP_UPPER_B_CLKINT_2", "HCLK_CMT_MUX_CLKINT_2" ], [ "CMT_L_TOP_UPPER_B_CLKINT_3", "HCLK_CMT_MUX_CLKINT_3" ], [ "CMT_PHASER_IN_C_RCLK2", "HCLK_CMT_PHASERIN_RCLK2" ], [ "CMT_PHASER_IN_D_RCLK3", "HCLK_CMT_PHASERIN_RCLK3" ], [ "CMT_PHASER_REF_CLKOUT_TOHCLK", "HCLK_CMT_PREF_CLKOUT" ], [ "CMT_PHASER_REF_TMUXOUT_TOHCLK", "HCLK_CMT_PREF_TMUXOUT" ], [ "CMT_PHASER_TOP_SYNC_BB", "HCLK_CMT_PHY_SYNC_BB" ], [ "CMT_PHASER_UP_BUFMRCE_CE0", "HCLK_CMT_BUFMR_CE0" ], [ "CMT_PHASER_UP_BUFMRCE_CE1", "HCLK_CMT_BUFMR_CE1" ], [ "CMT_PHASER_UP_PHASERREF0", "HCLK_CMT_BUFMR_PHASEREF0" ], [ "CMT_PHASER_UP_PHASERREF1", "HCLK_CMT_BUFMR_PHASEREF1" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE0", "HCLK_CMT_PHASEREF_ABOVE0" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE1", "HCLK_CMT_PHASEREF_ABOVE1" ], [ "CMT_PHASER_UP_PHASERREF_BELOW0", "HCLK_CMT_PHASEREF_BELOW0" ], [ "CMT_PHASER_UP_PHASERREF_BELOW1", "HCLK_CMT_PHASEREF_BELOW1" ], [ "CMT_PHY_CONTROL_ECALIB0", "HCLK_CMT_ECALIB0" ], [ "CMT_PHY_CONTROL_ECALIB1", "HCLK_CMT_ECALIB1" ], [ "CMT_PHY_CONTROL_IBURSTPENDING0", "HCLK_CMT_IBURSTPENDING0" ], [ "CMT_PHY_CONTROL_IBURSTPENDING1", "HCLK_CMT_IBURSTPENDING1" ], [ "CMT_PHY_CONTROL_IRANKA0", "HCLK_CMT_PHY_CONTROL_IRANKA0" ], [ "CMT_PHY_CONTROL_IRANKA1", "HCLK_CMT_PHY_CONTROL_IRANKA1" ], [ "CMT_PHY_CONTROL_IRANKB0", "HCLK_CMT_PHY_CONTROL_IRANKB0" ], [ "CMT_PHY_CONTROL_IRANKB1", "HCLK_CMT_PHY_CONTROL_IRANKB1" ], [ "CMT_PHY_CONTROL_OBURSTPENDING0", "HCLK_CMT_OBURSTPENDING0" ], [ "CMT_PHY_CONTROL_OBURSTPENDING1", "HCLK_CMT_OBURSTPENDING1" ], [ "CMT_R_TOP_UPPER_B_CLKFBIN", "HCLK_CMT_MUX_PLLE2_CLKFBIN" ], [ "CMT_R_TOP_UPPER_B_CLKIN1", "HCLK_CMT_MUX_PLLE2_CLKIN1" ], [ "CMT_R_TOP_UPPER_B_CLKIN2", "HCLK_CMT_MUX_PLLE2_CLKIN2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL0", "HCLK_CMT_MUX_CLK_PLL0" ], [ "CMT_R_TOP_UPPER_B_CLKPLL1", "HCLK_CMT_MUX_CLK_PLL1" ], [ "CMT_R_TOP_UPPER_B_CLKPLL2", "HCLK_CMT_MUX_CLK_PLL2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL3", "HCLK_CMT_MUX_CLK_PLL3" ], [ "CMT_R_TOP_UPPER_B_CLKPLL4", "HCLK_CMT_MUX_CLK_PLL4" ], [ "CMT_R_TOP_UPPER_B_CLKPLL5", "HCLK_CMT_MUX_CLK_PLL5" ], [ "CMT_R_TOP_UPPER_B_CLKPLL6", "HCLK_CMT_MUX_CLK_PLL6" ], [ "CMT_R_TOP_UPPER_B_CLKPLL7", "HCLK_CMT_MUX_CLK_PLL7" ], [ "PLL_CLK_FREQBB_REBUFOUT0", "HCLK_CMT_FREQ_REF_NS0" ], [ "PLL_CLK_FREQBB_REBUFOUT1", "HCLK_CMT_FREQ_REF_NS1" ], [ "PLL_CLK_FREQBB_REBUFOUT2", "HCLK_CMT_FREQ_REF_NS2" ], [ "PLL_CLK_FREQBB_REBUFOUT3", "HCLK_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_11", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_11", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_11", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_11", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_11", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_11", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_11", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_11", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_11", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_11", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_11", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_11", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_11", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_11", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_11", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_11", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_11", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_11", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_11", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_11", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_11", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_11", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_11", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_11", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_11", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_11", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_11", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_11", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_11", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_11", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_11", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_11", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_11", "VBRK_LH1" ], [ "CMT_TOP_LH2_11", "VBRK_LH2" ], [ "CMT_TOP_LH3_11", "VBRK_LH3" ], [ "CMT_TOP_LH4_11", "VBRK_LH4" ], [ "CMT_TOP_LH5_11", "VBRK_LH5" ], [ "CMT_TOP_LH6_11", "VBRK_LH6" ], [ "CMT_TOP_LH7_11", "VBRK_LH7" ], [ "CMT_TOP_LH8_11", "VBRK_LH8" ], [ "CMT_TOP_LH9_11", "VBRK_LH9" ], [ "CMT_TOP_LH10_11", "VBRK_LH10" ], [ "CMT_TOP_LH11_11", "VBRK_LH11" ], [ "CMT_TOP_LH12_11", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_11", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_11", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_11", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_11", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_11", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_11", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_11", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_11", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_11", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_11", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_11", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_11", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_11", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_11", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_11", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_11", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_11", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_11", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_11", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_11", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_11", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_11", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_11", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_11", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_11", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_11", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_11", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_11", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_11", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_11", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_11", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_11", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_11", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_11", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_11", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_11", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_11", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_11", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_11", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_11", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_11", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_11", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_11", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_11", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_11", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_11", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_11", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_11", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_11", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_11", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_11", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_11", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_11", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_11", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_11", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_11", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_11", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_11", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_11", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_11", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_11", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_11", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_11", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_11", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_11", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_11", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_11", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_11", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_11", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_11", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_11", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_11", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_11", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_11", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_11", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_11", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_11", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_11", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_11", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_11", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_10", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_10", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_10", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_10", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_10", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_10", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_10", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_10", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_10", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_10", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_10", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_10", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_10", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_10", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_10", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_10", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_10", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_10", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_10", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_10", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_10", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_10", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_10", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_10", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_10", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_10", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_10", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_10", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_10", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_10", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_10", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_10", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_10", "VBRK_LH1" ], [ "CMT_TOP_LH2_10", "VBRK_LH2" ], [ "CMT_TOP_LH3_10", "VBRK_LH3" ], [ "CMT_TOP_LH4_10", "VBRK_LH4" ], [ "CMT_TOP_LH5_10", "VBRK_LH5" ], [ "CMT_TOP_LH6_10", "VBRK_LH6" ], [ "CMT_TOP_LH7_10", "VBRK_LH7" ], [ "CMT_TOP_LH8_10", "VBRK_LH8" ], [ "CMT_TOP_LH9_10", "VBRK_LH9" ], [ "CMT_TOP_LH10_10", "VBRK_LH10" ], [ "CMT_TOP_LH11_10", "VBRK_LH11" ], [ "CMT_TOP_LH12_10", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_10", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_10", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_10", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_10", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_10", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_10", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_10", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_10", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_10", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_10", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_10", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_10", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_10", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_10", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_10", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_10", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_10", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_10", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_10", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_10", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_10", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_10", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_10", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_10", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_10", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_10", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_10", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_10", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_10", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_10", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_10", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_10", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_10", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_10", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_10", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_10", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_10", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_10", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_10", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_10", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_10", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_10", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_10", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_10", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_10", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_10", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_10", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_10", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_10", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_10", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_10", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_10", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_10", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_10", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_10", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_10", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_10", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_10", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_10", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_10", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_10", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_10", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_10", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_10", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_10", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_10", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_10", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_10", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_10", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_10", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_10", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_10", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_10", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_10", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_10", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_10", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_10", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_10", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_10", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_10", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_10", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_10", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_9", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_9", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_9", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_9", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_9", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_9", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_9", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_9", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_9", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_9", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_9", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_9", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_9", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_9", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_9", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_9", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_9", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_9", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_9", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_9", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_9", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_9", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_9", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_9", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_9", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_9", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_9", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_9", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_9", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_9", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_9", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_9", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_9", "VBRK_LH1" ], [ "CMT_TOP_LH2_9", "VBRK_LH2" ], [ "CMT_TOP_LH3_9", "VBRK_LH3" ], [ "CMT_TOP_LH4_9", "VBRK_LH4" ], [ "CMT_TOP_LH5_9", "VBRK_LH5" ], [ "CMT_TOP_LH6_9", "VBRK_LH6" ], [ "CMT_TOP_LH7_9", "VBRK_LH7" ], [ "CMT_TOP_LH8_9", "VBRK_LH8" ], [ "CMT_TOP_LH9_9", "VBRK_LH9" ], [ "CMT_TOP_LH10_9", "VBRK_LH10" ], [ "CMT_TOP_LH11_9", "VBRK_LH11" ], [ "CMT_TOP_LH12_9", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_9", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_9", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_9", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_9", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_9", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_9", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_9", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_9", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_9", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_9", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_9", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_9", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_9", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_9", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_9", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_9", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_9", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_9", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_9", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_9", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_9", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_9", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_9", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_9", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_9", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_9", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_9", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_9", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_9", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_9", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_9", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_9", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_9", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_9", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_9", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_9", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_9", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_9", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_9", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_9", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_9", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_9", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_9", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_9", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_9", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_9", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_9", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_9", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_9", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_9", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_9", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_9", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_9", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_9", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_9", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_9", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_9", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_9", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_9", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_9", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_9", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_9", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_9", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_9", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_9", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_9", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_9", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_9", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_9", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_9", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_9", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_9", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_9", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_9", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_9", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_9", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_9", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_9", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_9", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_9", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_8", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_8", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CMT_TOP_L_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_12", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_12", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_12", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_12", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_12", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_12", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_12", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_12", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_12", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_12", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_12", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_12", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_12", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_12", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_12", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_12", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_12", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_12", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_12", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_12", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_12", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_12", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_12", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_12", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_12", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_12", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_12", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_12", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_12", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_12", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_12", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_12", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_12", "VBRK_LH1" ], [ "CMT_TOP_LH2_12", "VBRK_LH2" ], [ "CMT_TOP_LH3_12", "VBRK_LH3" ], [ "CMT_TOP_LH4_12", "VBRK_LH4" ], [ "CMT_TOP_LH5_12", "VBRK_LH5" ], [ "CMT_TOP_LH6_12", "VBRK_LH6" ], [ "CMT_TOP_LH7_12", "VBRK_LH7" ], [ "CMT_TOP_LH8_12", "VBRK_LH8" ], [ "CMT_TOP_LH9_12", "VBRK_LH9" ], [ "CMT_TOP_LH10_12", "VBRK_LH10" ], [ "CMT_TOP_LH11_12", "VBRK_LH11" ], [ "CMT_TOP_LH12_12", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_12", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_12", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_12", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_12", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_12", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_12", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_12", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_12", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_12", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_12", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_12", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_12", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_12", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_12", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_12", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_12", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_12", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_12", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_12", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_12", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_12", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_12", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_12", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_12", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_12", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_12", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_12", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_12", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_12", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_12", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_12", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_12", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_12", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_12", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_12", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_12", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_12", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_12", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_12", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_12", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_12", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_12", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_12", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_12", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_12", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_12", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_12", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_12", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_12", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_12", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_12", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_12", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_12", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_12", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_12", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_12", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_12", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_12", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_12", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_12", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_12", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_12", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_12", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_12", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_12", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_12", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_12", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_12", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_12", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_12", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_12", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_12", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_12", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_12", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_12", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_12", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_12", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_12", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_12", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_12", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_11", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_11", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_11", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_11", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_11", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_11", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_11", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_11", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_11", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_11", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_11", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_11", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_11", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_11", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_11", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_11", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_11", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_11", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_11", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_11", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_11", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_11", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_11", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_11", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_11", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_11", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_11", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_11", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_11", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_11", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_11", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_11", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_11", "VBRK_LH1" ], [ "CMT_TOP_LH2_11", "VBRK_LH2" ], [ "CMT_TOP_LH3_11", "VBRK_LH3" ], [ "CMT_TOP_LH4_11", "VBRK_LH4" ], [ "CMT_TOP_LH5_11", "VBRK_LH5" ], [ "CMT_TOP_LH6_11", "VBRK_LH6" ], [ "CMT_TOP_LH7_11", "VBRK_LH7" ], [ "CMT_TOP_LH8_11", "VBRK_LH8" ], [ "CMT_TOP_LH9_11", "VBRK_LH9" ], [ "CMT_TOP_LH10_11", "VBRK_LH10" ], [ "CMT_TOP_LH11_11", "VBRK_LH11" ], [ "CMT_TOP_LH12_11", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_11", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_11", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_11", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_11", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_11", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_11", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_11", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_11", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_11", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_11", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_11", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_11", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_11", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_11", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_11", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_11", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_11", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_11", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_11", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_11", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_11", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_11", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_11", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_11", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_11", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_11", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_11", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_11", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_11", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_11", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_11", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_11", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_11", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_11", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_11", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_11", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_11", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_11", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_11", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_11", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_11", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_11", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_11", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_11", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_11", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_11", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_11", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_11", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_11", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_11", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_11", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_11", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_11", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_11", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_11", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_11", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_11", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_11", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_11", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_11", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_11", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_11", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_11", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_11", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_11", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_11", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_11", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_11", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_11", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_11", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_11", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_11", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_11", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_11", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_11", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_11", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_11", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_11", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_11", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_11", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_10", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_10", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_10", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_10", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_10", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_10", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_10", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_10", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_10", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_10", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_10", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_10", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_10", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_10", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_10", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_10", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_10", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_10", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_10", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_10", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_10", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_10", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_10", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_10", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_10", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_10", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_10", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_10", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_10", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_10", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_10", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_10", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_10", "VBRK_LH1" ], [ "CMT_TOP_LH2_10", "VBRK_LH2" ], [ "CMT_TOP_LH3_10", "VBRK_LH3" ], [ "CMT_TOP_LH4_10", "VBRK_LH4" ], [ "CMT_TOP_LH5_10", "VBRK_LH5" ], [ "CMT_TOP_LH6_10", "VBRK_LH6" ], [ "CMT_TOP_LH7_10", "VBRK_LH7" ], [ "CMT_TOP_LH8_10", "VBRK_LH8" ], [ "CMT_TOP_LH9_10", "VBRK_LH9" ], [ "CMT_TOP_LH10_10", "VBRK_LH10" ], [ "CMT_TOP_LH11_10", "VBRK_LH11" ], [ "CMT_TOP_LH12_10", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_10", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_10", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_10", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_10", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_10", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_10", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_10", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_10", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_10", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_10", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_10", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_10", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_10", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_10", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_10", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_10", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_10", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_10", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_10", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_10", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_10", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_10", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_10", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_10", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_10", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_10", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_10", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_10", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_10", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_10", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_10", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_10", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_10", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_10", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_10", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_10", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_10", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_10", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_10", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_10", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_10", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_10", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_10", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_10", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_10", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_10", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_10", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_10", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_10", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_10", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_10", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_10", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_10", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_10", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_10", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_10", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_10", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_10", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_10", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_10", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_10", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_10", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_10", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_10", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_10", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_10", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_10", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_10", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_10", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_10", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_10", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_10", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_10", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_10", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_10", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_10", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_10", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_10", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_10", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_10", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_10", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_10", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_9", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_9", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_9", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_9", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_9", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_9", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_9", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_9", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_9", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_9", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_9", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_9", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_9", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_9", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_9", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_9", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_9", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_9", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_9", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_9", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_9", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_9", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_9", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_9", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_9", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_9", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_9", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_9", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_9", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_9", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_9", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_9", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_9", "VBRK_LH1" ], [ "CMT_TOP_LH2_9", "VBRK_LH2" ], [ "CMT_TOP_LH3_9", "VBRK_LH3" ], [ "CMT_TOP_LH4_9", "VBRK_LH4" ], [ "CMT_TOP_LH5_9", "VBRK_LH5" ], [ "CMT_TOP_LH6_9", "VBRK_LH6" ], [ "CMT_TOP_LH7_9", "VBRK_LH7" ], [ "CMT_TOP_LH8_9", "VBRK_LH8" ], [ "CMT_TOP_LH9_9", "VBRK_LH9" ], [ "CMT_TOP_LH10_9", "VBRK_LH10" ], [ "CMT_TOP_LH11_9", "VBRK_LH11" ], [ "CMT_TOP_LH12_9", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_9", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_9", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_9", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_9", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_9", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_9", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_9", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_9", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_9", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_9", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_9", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_9", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_9", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_9", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_9", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_9", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_9", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_9", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_9", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_9", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_9", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_9", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_9", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_9", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_9", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_9", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_9", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_9", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_9", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_9", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_9", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_9", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_9", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_9", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_9", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_9", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_9", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_9", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_9", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_9", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_9", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_9", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_9", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_9", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_9", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_9", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_9", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_9", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_9", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_9", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_9", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_9", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_9", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_9", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_9", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_9", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_9", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_9", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_9", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_9", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_9", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_9", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_9", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_9", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_9", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_9", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_9", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_9", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_9", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_9", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_9", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_9", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_9", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_9", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_9", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_9", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_9", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_9", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_9", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_9", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_8", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_8", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "CMT_TOP_L_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -9 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "CMT_TOP_R_LOWER_T" ], "wire_pairs": [ [ "CMT_MMCM_A_RDCLK_TOFIFO", "CMT_PHASER_OUT_A_RDCLK_TOFIFO" ], [ "CMT_MMCM_A_RDEN_TOFIFO", "CMT_PHASER_OUT_A_RDEN_TOFIFO" ], [ "CMT_MMCM_A_WRCLK_TOFIFO", "CMT_PHASER_IN_A_WRCLK_TOFIFO" ], [ "CMT_MMCM_A_WREN_TOFIFO", "CMT_PHASER_IN_A_WREN_TOFIFO" ], [ "CMT_MMCM_PHASERA_CTSBUS0", "CMT_PHASERA_CTSBUS0" ], [ "CMT_MMCM_PHASERA_CTSBUS1", "CMT_PHASERA_CTSBUS1" ], [ "CMT_MMCM_PHASERA_DQSBUS0", "CMT_PHASERA_DQSBUS0" ], [ "CMT_MMCM_PHASERA_DQSBUS1", "CMT_PHASERA_DQSBUS1" ], [ "CMT_MMCM_PHASERA_DTSBUS0", "CMT_PHASERA_DTSBUS0" ], [ "CMT_MMCM_PHASERA_DTSBUS1", "CMT_PHASERA_DTSBUS1" ], [ "CMT_MMCM_PHASERREF0", "CMT_PHASER_DOWN_PHASERREF0" ], [ "CMT_MMCM_PHASERREF1", "CMT_PHASER_DOWN_PHASERREF1" ], [ "CMT_MMCM_PHASERREF_ABOVE0", "CMT_PHASER_DOWN_PHASERREF_ABOVE0" ], [ "CMT_MMCM_PHASERREF_ABOVE1", "CMT_PHASER_DOWN_PHASERREF_ABOVE1" ], [ "CMT_MMCM_PHASERREF_BELOW0", "CMT_PHASER_DOWN_PHASERREF_BELOW0" ], [ "CMT_MMCM_PHASERREF_BELOW1", "CMT_PHASER_DOWN_PHASERREF_BELOW1" ], [ "CMT_MMCM_PHASER_IN_A_ICLK", "CMT_PHASER_IN_A_ICLK" ], [ "CMT_MMCM_PHASER_IN_A_ICLKDIV", "CMT_PHASER_IN_A_ICLKDIV" ], [ "CMT_MMCM_PHASER_IN_B_ICLK", "CMT_PHASER_B_TOMMCM_ICLK" ], [ "CMT_MMCM_PHASER_IN_B_ICLKDIV", "CMT_PHASER_B_TOMMCM_ICLKDIV" ], [ "CMT_MMCM_PHASER_OUT_A_OCLK", "CMT_PHASER_OUT_A_OCLK" ], [ "CMT_MMCM_PHASER_OUT_A_OCLK1X_90", "CMT_PHASER_OUT_A_OCLK1X_90" ], [ "CMT_MMCM_PHASER_OUT_A_OCLKDIV", "CMT_PHASER_OUT_A_OCLKDIV" ], [ "CMT_MMCM_PHASER_OUT_B_OCLK", "CMT_PHASER_B_TOMMCM_OCLK" ], [ "CMT_MMCM_PHASER_OUT_B_OCLKDIV", "CMT_PHASER_B_TOMMCM_OCLKDIV" ], [ "CMT_MMCM_PHYCTRL_SYNC_BB_UP", "CMT_PHASER_BOT_SYNC_BB" ], [ "CMT_R_LOWER_B_CLK_IN1_HCLK", "CMT_LR_LOWER_T_CLK_IN1_HCLK" ], [ "CMT_R_LOWER_B_CLK_IN2_HCLK", "CMT_LR_LOWER_T_CLK_IN2_HCLK" ], [ "CMT_R_LOWER_B_CLK_IN3_HCLK", "CMT_LR_LOWER_T_CLK_IN3_HCLK" ], [ "CMT_R_LOWER_B_CLK_MMCM0", "CMT_LR_LOWER_T_CLK_MMCM0" ], [ "CMT_R_LOWER_B_CLK_MMCM1", "CMT_LR_LOWER_T_CLK_MMCM1" ], [ "CMT_R_LOWER_B_CLK_MMCM2", "CMT_LR_LOWER_T_CLK_MMCM2" ], [ "CMT_R_LOWER_B_CLK_MMCM3", "CMT_LR_LOWER_T_CLK_MMCM3" ], [ "CMT_R_LOWER_B_CLK_MMCM4", "CMT_LR_LOWER_T_CLK_MMCM4" ], [ "CMT_R_LOWER_B_CLK_MMCM5", "CMT_LR_LOWER_T_CLK_MMCM5" ], [ "CMT_R_LOWER_B_CLK_MMCM6", "CMT_LR_LOWER_T_CLK_MMCM6" ], [ "CMT_R_LOWER_B_CLK_MMCM7", "CMT_LR_LOWER_T_CLK_MMCM7" ], [ "CMT_R_LOWER_B_CLK_MMCM8", "CMT_LR_LOWER_T_CLK_MMCM8" ], [ "CMT_R_LOWER_B_CLK_MMCM9", "CMT_LR_LOWER_T_CLK_MMCM9" ], [ "CMT_R_LOWER_B_CLK_MMCM10", "CMT_LR_LOWER_T_CLK_MMCM10" ], [ "CMT_R_LOWER_B_CLK_MMCM11", "CMT_LR_LOWER_T_CLK_MMCM11" ], [ "CMT_R_LOWER_B_CLK_MMCM12", "CMT_LR_LOWER_T_CLK_MMCM12" ], [ "CMT_R_LOWER_B_CLK_MMCM13", "CMT_LR_LOWER_T_CLK_MMCM13" ], [ "CMT_R_LOWER_B_CLK_PERF0", "CMT_LR_LOWER_T_CLK_PERF0" ], [ "CMT_R_LOWER_B_CLK_PERF1", "CMT_LR_LOWER_T_CLK_PERF1" ], [ "CMT_R_LOWER_B_CLK_PERF2", "CMT_LR_LOWER_T_CLK_PERF2" ], [ "CMT_R_LOWER_B_CLK_PERF3", "CMT_LR_LOWER_T_CLK_PERF3" ], [ "MMCMOUT_CLK_FREQ_BB_0", "MMCMOUT_CLK_FREQ_BB_REBUFIN0" ], [ "MMCMOUT_CLK_FREQ_BB_1", "MMCMOUT_CLK_FREQ_BB_REBUFIN1" ], [ "MMCMOUT_CLK_FREQ_BB_2", "MMCMOUT_CLK_FREQ_BB_REBUFIN2" ], [ "MMCMOUT_CLK_FREQ_BB_3", "MMCMOUT_CLK_FREQ_BB_REBUFIN3" ], [ "MMCM_CLK_FREQ_BB_NS0", "MMCM_CLK_FREQBB_REBUFOUT0" ], [ "MMCM_CLK_FREQ_BB_NS1", "MMCM_CLK_FREQBB_REBUFOUT1" ], [ "MMCM_CLK_FREQ_BB_NS2", "MMCM_CLK_FREQBB_REBUFOUT2" ], [ "MMCM_CLK_FREQ_BB_NS3", "MMCM_CLK_FREQBB_REBUFOUT3" ] ] }, { "grid_deltas": [ 0, 9 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "TERM_CMT" ], "wire_pairs": [ [ "MMCM_CLK_FREQ_BB_REBUF0_NS", "TERM_CMT_FREQ_REF_NS0" ], [ "MMCM_CLK_FREQ_BB_REBUF1_NS", "TERM_CMT_FREQ_REF_NS1" ], [ "MMCM_CLK_FREQ_BB_REBUF2_NS", "TERM_CMT_FREQ_REF_NS2" ], [ "MMCM_CLK_FREQ_BB_REBUF3_NS", "TERM_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_15", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_15", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_15", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_15", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_15", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_15", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_15", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_15", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_15", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_15", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_15", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_15", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_15", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_15", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_15", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_15", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_15", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_15", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_15", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_15", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_15", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_15", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_15", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_15", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_15", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_15", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_15", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_15", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_15", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_15", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_15", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_15", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_15", "VBRK_LH1" ], [ "CMT_TOP_LH2_15", "VBRK_LH2" ], [ "CMT_TOP_LH3_15", "VBRK_LH3" ], [ "CMT_TOP_LH4_15", "VBRK_LH4" ], [ "CMT_TOP_LH5_15", "VBRK_LH5" ], [ "CMT_TOP_LH6_15", "VBRK_LH6" ], [ "CMT_TOP_LH7_15", "VBRK_LH7" ], [ "CMT_TOP_LH8_15", "VBRK_LH8" ], [ "CMT_TOP_LH9_15", "VBRK_LH9" ], [ "CMT_TOP_LH10_15", "VBRK_LH10" ], [ "CMT_TOP_LH11_15", "VBRK_LH11" ], [ "CMT_TOP_LH12_15", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_15", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_15", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_15", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_15", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_15", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_15", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_15", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_15", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_15", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_15", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_15", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_15", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_15", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_15", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_15", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_15", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_15", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_15", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_15", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_15", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_15", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_15", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_15", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_15", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_15", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_15", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_15", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_15", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_15", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_15", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_15", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_15", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_15", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_15", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_15", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_15", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_15", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_15", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_15", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_15", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_15", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_15", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_15", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_15", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_15", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_15", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_15", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_15", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_15", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_15", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_15", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_15", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_15", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_15", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_15", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_15", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_15", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_15", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_15", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_15", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_15", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_15", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_15", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_15", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_15", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_15", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_15", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_15", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_15", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_15", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_15", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_15", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_15", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_15", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_15", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_15", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_15", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_15", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_15", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_15", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_15", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_15", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_14", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_14", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_14", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_14", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_14", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_14", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_14", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_14", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_14", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_14", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_14", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_14", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_14", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_14", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_14", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_14", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_14", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_14", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_14", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_14", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_14", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_14", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_14", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_14", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_14", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_14", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_14", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_14", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_14", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_14", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_14", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_14", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_14", "VBRK_LH1" ], [ "CMT_TOP_LH2_14", "VBRK_LH2" ], [ "CMT_TOP_LH3_14", "VBRK_LH3" ], [ "CMT_TOP_LH4_14", "VBRK_LH4" ], [ "CMT_TOP_LH5_14", "VBRK_LH5" ], [ "CMT_TOP_LH6_14", "VBRK_LH6" ], [ "CMT_TOP_LH7_14", "VBRK_LH7" ], [ "CMT_TOP_LH8_14", "VBRK_LH8" ], [ "CMT_TOP_LH9_14", "VBRK_LH9" ], [ "CMT_TOP_LH10_14", "VBRK_LH10" ], [ "CMT_TOP_LH11_14", "VBRK_LH11" ], [ "CMT_TOP_LH12_14", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_14", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_14", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_14", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_14", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_14", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_14", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_14", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_14", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_14", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_14", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_14", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_14", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_14", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_14", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_14", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_14", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_14", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_14", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_14", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_14", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_14", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_14", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_14", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_14", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_14", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_14", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_14", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_14", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_14", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_14", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_14", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_14", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_14", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_14", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_14", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_14", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_14", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_14", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_14", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_14", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_14", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_14", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_14", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_14", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_14", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_14", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_14", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_14", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_14", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_14", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_14", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_14", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_14", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_14", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_14", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_14", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_14", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_14", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_14", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_14", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_14", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_14", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_14", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_14", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_14", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_14", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_14", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_14", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_14", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_14", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_14", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_14", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_14", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_14", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_14", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_14", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_14", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_14", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_14", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_14", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_13", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_13", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_13", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_13", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_13", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_13", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_13", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_13", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_13", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_13", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_13", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_13", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_13", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_13", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_13", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_13", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_13", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_13", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_13", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_13", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_13", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_13", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_13", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_13", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_13", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_13", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_13", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_13", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_13", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_13", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_13", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_13", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_13", "VBRK_LH1" ], [ "CMT_TOP_LH2_13", "VBRK_LH2" ], [ "CMT_TOP_LH3_13", "VBRK_LH3" ], [ "CMT_TOP_LH4_13", "VBRK_LH4" ], [ "CMT_TOP_LH5_13", "VBRK_LH5" ], [ "CMT_TOP_LH6_13", "VBRK_LH6" ], [ "CMT_TOP_LH7_13", "VBRK_LH7" ], [ "CMT_TOP_LH8_13", "VBRK_LH8" ], [ "CMT_TOP_LH9_13", "VBRK_LH9" ], [ "CMT_TOP_LH10_13", "VBRK_LH10" ], [ "CMT_TOP_LH11_13", "VBRK_LH11" ], [ "CMT_TOP_LH12_13", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_13", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_13", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_13", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_13", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_13", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_13", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_13", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_13", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_13", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_13", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_13", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_13", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_13", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_13", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_13", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_13", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_13", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_13", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_13", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_13", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_13", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_13", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_13", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_13", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_13", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_13", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_13", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_13", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_13", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_13", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_13", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_13", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_13", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_13", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_13", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_13", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_13", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_13", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_13", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_13", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_13", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_13", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_13", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_13", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_13", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_13", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_13", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_13", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_13", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_13", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_13", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_13", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_13", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_13", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_13", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_13", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_13", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_13", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_13", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_13", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_13", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_13", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_13", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_13", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_13", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_13", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_13", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_13", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_13", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_13", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_13", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_13", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_13", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_13", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_13", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_13", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_13", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_13", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_13", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_13", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_13", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_13", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_12", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_12", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_12", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_12", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_12", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_12", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_12", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_12", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_12", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_12", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_12", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_12", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_12", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_12", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_12", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_12", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_12", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_12", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_12", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_12", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_12", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_12", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_12", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_12", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_12", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_12", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_12", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_12", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_12", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_12", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_12", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_12", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_12", "VBRK_LH1" ], [ "CMT_TOP_LH2_12", "VBRK_LH2" ], [ "CMT_TOP_LH3_12", "VBRK_LH3" ], [ "CMT_TOP_LH4_12", "VBRK_LH4" ], [ "CMT_TOP_LH5_12", "VBRK_LH5" ], [ "CMT_TOP_LH6_12", "VBRK_LH6" ], [ "CMT_TOP_LH7_12", "VBRK_LH7" ], [ "CMT_TOP_LH8_12", "VBRK_LH8" ], [ "CMT_TOP_LH9_12", "VBRK_LH9" ], [ "CMT_TOP_LH10_12", "VBRK_LH10" ], [ "CMT_TOP_LH11_12", "VBRK_LH11" ], [ "CMT_TOP_LH12_12", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_12", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_12", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_12", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_12", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_12", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_12", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_12", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_12", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_12", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_12", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_12", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_12", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_12", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_12", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_12", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_12", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_12", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_12", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_12", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_12", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_12", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_12", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_12", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_12", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_12", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_12", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_12", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_12", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_12", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_12", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_12", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_12", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_12", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_12", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_12", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_12", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_12", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_12", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_12", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_12", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_12", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_12", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_12", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_12", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_12", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_12", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_12", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_12", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_12", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_12", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_12", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_12", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_12", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_12", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_12", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_12", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_12", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_12", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_12", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_12", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_12", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_12", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_12", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_12", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_12", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_12", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_12", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_12", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_12", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_12", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_12", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_12", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_12", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_12", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_12", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_12", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_12", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_12", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_12", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_12", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_11", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_11", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_11", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_11", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_11", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_11", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_11", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_11", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_11", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_11", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_11", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_11", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_11", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_11", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_11", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_11", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_11", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_11", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_11", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_11", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_11", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_11", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_11", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_11", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_11", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_11", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_11", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_11", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_11", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_11", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_11", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_11", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_11", "VBRK_LH1" ], [ "CMT_TOP_LH2_11", "VBRK_LH2" ], [ "CMT_TOP_LH3_11", "VBRK_LH3" ], [ "CMT_TOP_LH4_11", "VBRK_LH4" ], [ "CMT_TOP_LH5_11", "VBRK_LH5" ], [ "CMT_TOP_LH6_11", "VBRK_LH6" ], [ "CMT_TOP_LH7_11", "VBRK_LH7" ], [ "CMT_TOP_LH8_11", "VBRK_LH8" ], [ "CMT_TOP_LH9_11", "VBRK_LH9" ], [ "CMT_TOP_LH10_11", "VBRK_LH10" ], [ "CMT_TOP_LH11_11", "VBRK_LH11" ], [ "CMT_TOP_LH12_11", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_11", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_11", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_11", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_11", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_11", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_11", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_11", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_11", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_11", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_11", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_11", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_11", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_11", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_11", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_11", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_11", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_11", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_11", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_11", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_11", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_11", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_11", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_11", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_11", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_11", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_11", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_11", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_11", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_11", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_11", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_11", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_11", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_11", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_11", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_11", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_11", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_11", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_11", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_11", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_11", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_11", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_11", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_11", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_11", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_11", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_11", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_11", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_11", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_11", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_11", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_11", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_11", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_11", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_11", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_11", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_11", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_11", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_11", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_11", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_11", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_11", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_11", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_11", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_11", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_11", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_11", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_11", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_11", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_11", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_11", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_11", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_11", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_11", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_11", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_11", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_11", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_11", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_11", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_11", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_11", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_11", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_11", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_10", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_10", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_10", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_10", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_10", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_10", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_10", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_10", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_10", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_10", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_10", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_10", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_10", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_10", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_10", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_10", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_10", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_10", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_10", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_10", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_10", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_10", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_10", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_10", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_10", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_10", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_10", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_10", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_10", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_10", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_10", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_10", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_10", "VBRK_LH1" ], [ "CMT_TOP_LH2_10", "VBRK_LH2" ], [ "CMT_TOP_LH3_10", "VBRK_LH3" ], [ "CMT_TOP_LH4_10", "VBRK_LH4" ], [ "CMT_TOP_LH5_10", "VBRK_LH5" ], [ "CMT_TOP_LH6_10", "VBRK_LH6" ], [ "CMT_TOP_LH7_10", "VBRK_LH7" ], [ "CMT_TOP_LH8_10", "VBRK_LH8" ], [ "CMT_TOP_LH9_10", "VBRK_LH9" ], [ "CMT_TOP_LH10_10", "VBRK_LH10" ], [ "CMT_TOP_LH11_10", "VBRK_LH11" ], [ "CMT_TOP_LH12_10", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_10", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_10", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_10", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_10", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_10", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_10", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_10", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_10", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_10", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_10", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_10", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_10", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_10", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_10", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_10", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_10", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_10", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_10", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_10", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_10", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_10", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_10", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_10", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_10", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_10", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_10", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_10", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_10", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_10", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_10", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_10", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_10", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_10", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_10", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_10", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_10", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_10", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_10", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_10", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_10", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_10", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_10", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_10", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_10", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_10", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_10", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_10", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_10", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_10", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_10", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_10", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_10", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_10", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_10", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_10", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_10", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_10", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_10", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_10", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_10", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_10", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_10", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_10", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_10", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_10", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_10", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_10", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_10", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_10", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_10", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_10", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_10", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_10", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_10", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_10", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_10", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_10", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_10", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_10", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_10", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_9", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_9", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_9", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_9", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_9", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_9", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_9", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_9", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_9", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_9", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_9", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_9", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_9", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_9", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_9", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_9", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_9", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_9", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_9", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_9", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_9", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_9", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_9", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_9", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_9", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_9", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_9", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_9", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_9", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_9", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_9", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_9", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_9", "VBRK_LH1" ], [ "CMT_TOP_LH2_9", "VBRK_LH2" ], [ "CMT_TOP_LH3_9", "VBRK_LH3" ], [ "CMT_TOP_LH4_9", "VBRK_LH4" ], [ "CMT_TOP_LH5_9", "VBRK_LH5" ], [ "CMT_TOP_LH6_9", "VBRK_LH6" ], [ "CMT_TOP_LH7_9", "VBRK_LH7" ], [ "CMT_TOP_LH8_9", "VBRK_LH8" ], [ "CMT_TOP_LH9_9", "VBRK_LH9" ], [ "CMT_TOP_LH10_9", "VBRK_LH10" ], [ "CMT_TOP_LH11_9", "VBRK_LH11" ], [ "CMT_TOP_LH12_9", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_9", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_9", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_9", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_9", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_9", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_9", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_9", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_9", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_9", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_9", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_9", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_9", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_9", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_9", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_9", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_9", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_9", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_9", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_9", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_9", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_9", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_9", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_9", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_9", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_9", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_9", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_9", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_9", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_9", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_9", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_9", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_9", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_9", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_9", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_9", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_9", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_9", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_9", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_9", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_9", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_9", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_9", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_9", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_9", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_9", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_9", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_9", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_9", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_9", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_9", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_9", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_9", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_9", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_9", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_9", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_9", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_9", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_9", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_9", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_9", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_9", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_9", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_9", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_9", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_9", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_9", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_9", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_9", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_9", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_9", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_9", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_9", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_9", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_9", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_9", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_9", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_9", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_9", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_9", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_9", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_9", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_9", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_7", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_7", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_5", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_5", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 6 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 7 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 8 ], "tile_types": [ "CMT_TOP_R_LOWER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -8 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "HCLK_CMT" ], "wire_pairs": [ [ "CMT_BOT_HCLKMUX_CLKINT_0", "HCLK_CMT_MUX_CLKINT_0" ], [ "CMT_BOT_HCLKMUX_CLKINT_1", "HCLK_CMT_MUX_CLKINT_1" ], [ "CMT_LR_LOWER_T_CLK_IN1_HCLK", "HCLK_CMT_MUX_MMCM_CLKIN1" ], [ "CMT_LR_LOWER_T_CLK_IN2_HCLK", "HCLK_CMT_MUX_MMCM_CLKIN2" ], [ "CMT_LR_LOWER_T_CLK_IN3_HCLK", "HCLK_CMT_MUX_MMCM_CLKFBIN" ], [ "CMT_LR_LOWER_T_CLK_MMCM0", "HCLK_CMT_MUX_CLK_MMCM0" ], [ "CMT_LR_LOWER_T_CLK_MMCM1", "HCLK_CMT_MUX_CLK_MMCM1" ], [ "CMT_LR_LOWER_T_CLK_MMCM2", "HCLK_CMT_MUX_CLK_MMCM2" ], [ "CMT_LR_LOWER_T_CLK_MMCM3", "HCLK_CMT_MUX_CLK_MMCM3" ], [ "CMT_LR_LOWER_T_CLK_MMCM4", "HCLK_CMT_MUX_CLK_MMCM4" ], [ "CMT_LR_LOWER_T_CLK_MMCM5", "HCLK_CMT_MUX_CLK_MMCM5" ], [ "CMT_LR_LOWER_T_CLK_MMCM6", "HCLK_CMT_MUX_CLK_MMCM6" ], [ "CMT_LR_LOWER_T_CLK_MMCM7", "HCLK_CMT_MUX_CLK_MMCM7" ], [ "CMT_LR_LOWER_T_CLK_MMCM8", "HCLK_CMT_MUX_CLK_MMCM8" ], [ "CMT_LR_LOWER_T_CLK_MMCM9", "HCLK_CMT_MUX_CLK_MMCM9" ], [ "CMT_LR_LOWER_T_CLK_MMCM10", "HCLK_CMT_MUX_CLK_MMCM10" ], [ "CMT_LR_LOWER_T_CLK_MMCM11", "HCLK_CMT_MUX_CLK_MMCM11" ], [ "CMT_LR_LOWER_T_CLK_MMCM12", "HCLK_CMT_MUX_CLK_MMCM12" ], [ "CMT_LR_LOWER_T_CLK_MMCM13", "HCLK_CMT_MUX_CLK_MMCM13" ], [ "CMT_LR_LOWER_T_CLK_PERF0", "HCLK_CMT_MUX_MMCM_MUXED0" ], [ "CMT_LR_LOWER_T_CLK_PERF1", "HCLK_CMT_MUX_MMCM_MUXED1" ], [ "CMT_LR_LOWER_T_CLK_PERF2", "HCLK_CMT_MUX_MMCM_MUXED2" ], [ "CMT_LR_LOWER_T_CLK_PERF3", "HCLK_CMT_MUX_MMCM_MUXED3" ], [ "CMT_PHASER_BOT_ENCALIB0", "HCLK_CMT_ECALIB0" ], [ "CMT_PHASER_BOT_ENCALIB1", "HCLK_CMT_ECALIB1" ], [ "CMT_PHASER_BOT_IBURSTPENDING0", "HCLK_CMT_IBURSTPENDING0" ], [ "CMT_PHASER_BOT_IBURSTPENDING1", "HCLK_CMT_IBURSTPENDING1" ], [ "CMT_PHASER_BOT_IRANKA0", "HCLK_CMT_PHY_CONTROL_IRANKA0" ], [ "CMT_PHASER_BOT_IRANKA1", "HCLK_CMT_PHY_CONTROL_IRANKA1" ], [ "CMT_PHASER_BOT_IRANKB0", "HCLK_CMT_PHY_CONTROL_IRANKB0" ], [ "CMT_PHASER_BOT_IRANKB1", "HCLK_CMT_PHY_CONTROL_IRANKB1" ], [ "CMT_PHASER_BOT_OBURSTPENDING0", "HCLK_CMT_OBURSTPENDING0" ], [ "CMT_PHASER_BOT_OBURSTPENDING1", "HCLK_CMT_OBURSTPENDING1" ], [ "CMT_PHASER_BOT_REFMUX_0", "HCLK_CMT_FREQ_PHASER_REFMUX_0" ], [ "CMT_PHASER_BOT_REFMUX_1", "HCLK_CMT_FREQ_PHASER_REFMUX_1" ], [ "CMT_PHASER_BOT_REFMUX_2", "HCLK_CMT_FREQ_PHASER_REFMUX_2" ], [ "CMT_PHASER_BOT_SYNC_BB", "HCLK_CMT_PHY_SYNC_BB" ], [ "CMT_PHASER_DOWN_PHASERREF0", "HCLK_CMT_BUFMR_PHASEREF0" ], [ "CMT_PHASER_DOWN_PHASERREF1", "HCLK_CMT_BUFMR_PHASEREF1" ], [ "CMT_PHASER_DOWN_PHASERREF_ABOVE0", "HCLK_CMT_PHASEREF_ABOVE0" ], [ "CMT_PHASER_DOWN_PHASERREF_ABOVE1", "HCLK_CMT_PHASEREF_ABOVE1" ], [ "CMT_PHASER_DOWN_PHASERREF_BELOW0", "HCLK_CMT_PHASEREF_BELOW0" ], [ "CMT_PHASER_DOWN_PHASERREF_BELOW1", "HCLK_CMT_PHASEREF_BELOW1" ], [ "CMT_PHASER_IN_A_ICLK", "HCLK_CMT_PHASERINA_ICLK" ], [ "CMT_PHASER_IN_A_ICLKDIV", "HCLK_CMT_PHASERINA_ICLKDIV" ], [ "CMT_PHASER_IN_A_RCLK0", "HCLK_CMT_PHASERIN_RCLK0" ], [ "CMT_PHASER_IN_B_ICLK", "HCLK_CMT_PHASERINB_ICLK" ], [ "CMT_PHASER_IN_B_ICLKDIV", "HCLK_CMT_PHASERINB_ICLKDIV" ], [ "CMT_PHASER_IN_B_RCLK1", "HCLK_CMT_PHASERIN_RCLK1" ], [ "CMT_PHASER_OUT_A_OCLK", "HCLK_CMT_PHASEROUTA_OCLK" ], [ "CMT_PHASER_OUT_A_OCLK1X_90", "HCLK_CMT_PHASEROUTA_OCLK1X_90" ], [ "CMT_PHASER_OUT_A_OCLKDIV", "HCLK_CMT_PHASEROUTA_OCLKDIV" ], [ "CMT_PHASER_OUT_B_OCLK", "HCLK_CMT_PHASEROUTB_OCLK" ], [ "CMT_PHASER_OUT_B_OCLK1X_90", "HCLK_CMT_PHASEROUTB_OCLK1X_90" ], [ "CMT_PHASER_OUT_B_OCLKDIV", "HCLK_CMT_PHASEROUTB_OCLKDIV" ], [ "MMCM_CLK_FREQBB_REBUFOUT0", "HCLK_CMT_FREQ_REF_NS0" ], [ "MMCM_CLK_FREQBB_REBUFOUT1", "HCLK_CMT_FREQ_REF_NS1" ], [ "MMCM_CLK_FREQBB_REBUFOUT2", "HCLK_CMT_FREQ_REF_NS2" ], [ "MMCM_CLK_FREQBB_REBUFOUT3", "HCLK_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_7", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_7", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_5", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_5", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CMT_TOP_R_LOWER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -13 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "CMT_TOP_R_UPPER_T" ], "wire_pairs": [ [ "CMT_PHASERD_CTSBUS0", "CMT_PLL_PHASERD_CTSBUS0" ], [ "CMT_PHASERD_CTSBUS1", "CMT_PLL_PHASERD_CTSBUS1" ], [ "CMT_PHASERD_DQSBUS0", "CMT_PLL_PHASERD_DQSBUS0" ], [ "CMT_PHASERD_DQSBUS1", "CMT_PLL_PHASERD_DQSBUS1" ], [ "CMT_PHASERD_DTSBUS0", "CMT_PLL_PHASERD_DTSBUS0" ], [ "CMT_PHASERD_DTSBUS1", "CMT_PLL_PHASERD_DTSBUS1" ], [ "CMT_PHASER_IN_D_ICLK", "CMT_PLL_PHASER_IN_D_ICLK" ], [ "CMT_PHASER_IN_D_ICLKDIV", "CMT_PLL_PHASER_IN_D_ICLKDIV" ], [ "CMT_PHASER_IN_D_WRCLK_TOFIFO", "CMT_PLL_PHASER_WRCLK_TOFIFO" ], [ "CMT_PHASER_IN_D_WRENABLE_FIFO", "CMT_PLL_PHASER_WRENABLE_TOFIFO" ], [ "CMT_PHASER_OUT_D_OCLK", "CMT_PLL_PHASER_OUT_D_OCLK" ], [ "CMT_PHASER_OUT_D_OCLK1X_90", "CMT_PLL_PHASER_OUT_D_OCLK1X_90" ], [ "CMT_PHASER_OUT_D_OCLKDIV", "CMT_PLL_PHASER_OUT_D_OCLKDIV" ], [ "CMT_PHASER_OUT_D_RDCLK_TOFIFO", "CMT_PLL_PHASER_RDCLK_TOFIFO" ], [ "CMT_PHASER_OUT_D_RDENABLE_TOFIFO", "CMT_PLL_PHASER_RDENABLE_TOFIFO" ], [ "CMT_PHASER_TOP_SYNC_BB", "CMT_PLL_PHYCTRL_SYNC_BB_DN" ], [ "CMT_PHASER_UP_PHASERREF0", "CMT_PLL_PHASERREF0" ], [ "CMT_PHASER_UP_PHASERREF1", "CMT_PLL_PHASERREF1" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE0", "CMT_PLL_PHASERREF_ABOVE0" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE1", "CMT_PLL_PHASERREF_ABOVE1" ], [ "CMT_PHASER_UP_PHASERREF_BELOW0", "CMT_PLL_PHASERREF_BELOW0" ], [ "CMT_PHASER_UP_PHASERREF_BELOW1", "CMT_PLL_PHASERREF_BELOW1" ], [ "CMT_R_TOP_UPPER_B_CLKFBIN", "CMT_TOP_R_UPPER_T_CLKFBIN" ], [ "CMT_R_TOP_UPPER_B_CLKIN1", "CMT_TOP_R_UPPER_T_CLKIN1" ], [ "CMT_R_TOP_UPPER_B_CLKIN2", "CMT_TOP_R_UPPER_T_CLKIN2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL0", "CMT_TOP_R_UPPER_T_CLKPLL0" ], [ "CMT_R_TOP_UPPER_B_CLKPLL1", "CMT_TOP_R_UPPER_T_CLKPLL1" ], [ "CMT_R_TOP_UPPER_B_CLKPLL2", "CMT_TOP_R_UPPER_T_CLKPLL2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL3", "CMT_TOP_R_UPPER_T_CLKPLL3" ], [ "CMT_R_TOP_UPPER_B_CLKPLL4", "CMT_TOP_R_UPPER_T_CLKPLL4" ], [ "CMT_R_TOP_UPPER_B_CLKPLL5", "CMT_TOP_R_UPPER_T_CLKPLL5" ], [ "CMT_R_TOP_UPPER_B_CLKPLL6", "CMT_TOP_R_UPPER_T_CLKPLL6" ], [ "CMT_R_TOP_UPPER_B_CLKPLL7", "CMT_TOP_R_UPPER_T_CLKPLL7" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN0", "PLLOUT_CLK_FREQ_BB_0" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN1", "PLLOUT_CLK_FREQ_BB_1" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN2", "PLLOUT_CLK_FREQ_BB_2" ], [ "PLLOUT_CLK_FREQ_BB_REBUFIN3", "PLLOUT_CLK_FREQ_BB_3" ], [ "PLL_CLK_FREQBB_REBUFOUT0", "PLL_CLK_FREQ_BB0_NS" ], [ "PLL_CLK_FREQBB_REBUFOUT1", "PLL_CLK_FREQ_BB1_NS" ], [ "PLL_CLK_FREQBB_REBUFOUT2", "PLL_CLK_FREQ_BB2_NS" ], [ "PLL_CLK_FREQBB_REBUFOUT3", "PLL_CLK_FREQ_BB3_NS" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "HCLK_CMT" ], "wire_pairs": [ [ "CMT_FREQ_PHASER_REFMUX_0", "HCLK_CMT_FREQ_PHASER_REFMUX_0" ], [ "CMT_FREQ_PHASER_REFMUX_1", "HCLK_CMT_FREQ_PHASER_REFMUX_1" ], [ "CMT_FREQ_PHASER_REFMUX_2", "HCLK_CMT_FREQ_PHASER_REFMUX_2" ], [ "CMT_PHASER_IN_C_ICLK", "HCLK_CMT_PHASERINC_ICLK" ], [ "CMT_PHASER_IN_C_ICLKDIV", "HCLK_CMT_PHASERINC_ICLKDIV" ], [ "CMT_PHASER_IN_C_RCLK2", "HCLK_CMT_PHASERIN_RCLK2" ], [ "CMT_PHASER_IN_D_ICLK", "HCLK_CMT_PHASERIND_ICLK" ], [ "CMT_PHASER_IN_D_ICLKDIV", "HCLK_CMT_PHASERIND_ICLKDIV" ], [ "CMT_PHASER_IN_D_RCLK3", "HCLK_CMT_PHASERIN_RCLK3" ], [ "CMT_PHASER_OUT_C_OCLK", "HCLK_CMT_PHASEROUTC_OCLK" ], [ "CMT_PHASER_OUT_C_OCLK1X_90", "HCLK_CMT_PHASEROUTC_OCLK1X_90" ], [ "CMT_PHASER_OUT_C_OCLKDIV", "HCLK_CMT_PHASEROUTC_OCLKDIV" ], [ "CMT_PHASER_OUT_D_OCLK", "HCLK_CMT_PHASEROUTD_OCLK" ], [ "CMT_PHASER_OUT_D_OCLK1X_90", "HCLK_CMT_PHASEROUTD_OCLK1X_90" ], [ "CMT_PHASER_OUT_D_OCLKDIV", "HCLK_CMT_PHASEROUTD_OCLKDIV" ], [ "CMT_PHASER_REF_CLKOUT_TOHCLK", "HCLK_CMT_PREF_CLKOUT" ], [ "CMT_PHASER_REF_TMUXOUT_TOHCLK", "HCLK_CMT_PREF_TMUXOUT" ], [ "CMT_PHASER_TOP_SYNC_BB", "HCLK_CMT_PHY_SYNC_BB" ], [ "CMT_PHASER_UP_BUFMRCE_CE0", "HCLK_CMT_BUFMR_CE0" ], [ "CMT_PHASER_UP_BUFMRCE_CE1", "HCLK_CMT_BUFMR_CE1" ], [ "CMT_PHASER_UP_PHASERREF0", "HCLK_CMT_BUFMR_PHASEREF0" ], [ "CMT_PHASER_UP_PHASERREF1", "HCLK_CMT_BUFMR_PHASEREF1" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE0", "HCLK_CMT_PHASEREF_ABOVE0" ], [ "CMT_PHASER_UP_PHASERREF_ABOVE1", "HCLK_CMT_PHASEREF_ABOVE1" ], [ "CMT_PHASER_UP_PHASERREF_BELOW0", "HCLK_CMT_PHASEREF_BELOW0" ], [ "CMT_PHASER_UP_PHASERREF_BELOW1", "HCLK_CMT_PHASEREF_BELOW1" ], [ "CMT_PHY_CONTROL_ECALIB0", "HCLK_CMT_ECALIB0" ], [ "CMT_PHY_CONTROL_ECALIB1", "HCLK_CMT_ECALIB1" ], [ "CMT_PHY_CONTROL_IBURSTPENDING0", "HCLK_CMT_IBURSTPENDING0" ], [ "CMT_PHY_CONTROL_IBURSTPENDING1", "HCLK_CMT_IBURSTPENDING1" ], [ "CMT_PHY_CONTROL_IRANKA0", "HCLK_CMT_PHY_CONTROL_IRANKA0" ], [ "CMT_PHY_CONTROL_IRANKA1", "HCLK_CMT_PHY_CONTROL_IRANKA1" ], [ "CMT_PHY_CONTROL_IRANKB0", "HCLK_CMT_PHY_CONTROL_IRANKB0" ], [ "CMT_PHY_CONTROL_IRANKB1", "HCLK_CMT_PHY_CONTROL_IRANKB1" ], [ "CMT_PHY_CONTROL_OBURSTPENDING0", "HCLK_CMT_OBURSTPENDING0" ], [ "CMT_PHY_CONTROL_OBURSTPENDING1", "HCLK_CMT_OBURSTPENDING1" ], [ "CMT_R_TOP_UPPER_B_CLKFBIN", "HCLK_CMT_MUX_PLLE2_CLKFBIN" ], [ "CMT_R_TOP_UPPER_B_CLKIN1", "HCLK_CMT_MUX_PLLE2_CLKIN1" ], [ "CMT_R_TOP_UPPER_B_CLKIN2", "HCLK_CMT_MUX_PLLE2_CLKIN2" ], [ "CMT_R_TOP_UPPER_B_CLKINT_2", "HCLK_CMT_MUX_CLKINT_2" ], [ "CMT_R_TOP_UPPER_B_CLKINT_3", "HCLK_CMT_MUX_CLKINT_3" ], [ "CMT_R_TOP_UPPER_B_CLKPLL0", "HCLK_CMT_MUX_CLK_PLL0" ], [ "CMT_R_TOP_UPPER_B_CLKPLL1", "HCLK_CMT_MUX_CLK_PLL1" ], [ "CMT_R_TOP_UPPER_B_CLKPLL2", "HCLK_CMT_MUX_CLK_PLL2" ], [ "CMT_R_TOP_UPPER_B_CLKPLL3", "HCLK_CMT_MUX_CLK_PLL3" ], [ "CMT_R_TOP_UPPER_B_CLKPLL4", "HCLK_CMT_MUX_CLK_PLL4" ], [ "CMT_R_TOP_UPPER_B_CLKPLL5", "HCLK_CMT_MUX_CLK_PLL5" ], [ "CMT_R_TOP_UPPER_B_CLKPLL6", "HCLK_CMT_MUX_CLK_PLL6" ], [ "CMT_R_TOP_UPPER_B_CLKPLL7", "HCLK_CMT_MUX_CLK_PLL7" ], [ "PLL_CLK_FREQBB_REBUFOUT0", "HCLK_CMT_FREQ_REF_NS0" ], [ "PLL_CLK_FREQBB_REBUFOUT1", "HCLK_CMT_FREQ_REF_NS1" ], [ "PLL_CLK_FREQBB_REBUFOUT2", "HCLK_CMT_FREQ_REF_NS2" ], [ "PLL_CLK_FREQBB_REBUFOUT3", "HCLK_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_11", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_11", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_11", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_11", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_11", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_11", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_11", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_11", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_11", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_11", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_11", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_11", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_11", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_11", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_11", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_11", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_11", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_11", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_11", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_11", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_11", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_11", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_11", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_11", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_11", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_11", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_11", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_11", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_11", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_11", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_11", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_11", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_11", "VBRK_LH1" ], [ "CMT_TOP_LH2_11", "VBRK_LH2" ], [ "CMT_TOP_LH3_11", "VBRK_LH3" ], [ "CMT_TOP_LH4_11", "VBRK_LH4" ], [ "CMT_TOP_LH5_11", "VBRK_LH5" ], [ "CMT_TOP_LH6_11", "VBRK_LH6" ], [ "CMT_TOP_LH7_11", "VBRK_LH7" ], [ "CMT_TOP_LH8_11", "VBRK_LH8" ], [ "CMT_TOP_LH9_11", "VBRK_LH9" ], [ "CMT_TOP_LH10_11", "VBRK_LH10" ], [ "CMT_TOP_LH11_11", "VBRK_LH11" ], [ "CMT_TOP_LH12_11", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_11", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_11", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_11", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_11", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_11", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_11", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_11", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_11", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_11", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_11", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_11", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_11", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_11", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_11", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_11", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_11", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_11", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_11", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_11", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_11", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_11", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_11", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_11", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_11", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_11", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_11", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_11", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_11", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_11", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_11", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_11", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_11", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_11", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_11", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_11", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_11", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_11", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_11", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_11", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_11", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_11", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_11", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_11", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_11", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_11", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_11", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_11", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_11", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_11", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_11", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_11", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_11", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_11", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_11", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_11", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_11", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_11", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_11", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_11", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_11", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_11", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_11", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_11", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_11", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_11", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_11", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_11", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_11", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_11", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_11", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_11", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_11", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_11", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_11", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_11", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_11", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_11", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_11", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_11", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_11", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_10", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_10", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_10", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_10", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_10", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_10", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_10", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_10", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_10", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_10", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_10", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_10", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_10", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_10", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_10", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_10", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_10", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_10", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_10", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_10", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_10", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_10", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_10", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_10", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_10", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_10", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_10", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_10", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_10", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_10", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_10", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_10", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_10", "VBRK_LH1" ], [ "CMT_TOP_LH2_10", "VBRK_LH2" ], [ "CMT_TOP_LH3_10", "VBRK_LH3" ], [ "CMT_TOP_LH4_10", "VBRK_LH4" ], [ "CMT_TOP_LH5_10", "VBRK_LH5" ], [ "CMT_TOP_LH6_10", "VBRK_LH6" ], [ "CMT_TOP_LH7_10", "VBRK_LH7" ], [ "CMT_TOP_LH8_10", "VBRK_LH8" ], [ "CMT_TOP_LH9_10", "VBRK_LH9" ], [ "CMT_TOP_LH10_10", "VBRK_LH10" ], [ "CMT_TOP_LH11_10", "VBRK_LH11" ], [ "CMT_TOP_LH12_10", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_10", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_10", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_10", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_10", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_10", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_10", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_10", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_10", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_10", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_10", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_10", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_10", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_10", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_10", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_10", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_10", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_10", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_10", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_10", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_10", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_10", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_10", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_10", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_10", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_10", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_10", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_10", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_10", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_10", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_10", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_10", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_10", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_10", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_10", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_10", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_10", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_10", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_10", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_10", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_10", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_10", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_10", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_10", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_10", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_10", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_10", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_10", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_10", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_10", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_10", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_10", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_10", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_10", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_10", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_10", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_10", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_10", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_10", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_10", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_10", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_10", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_10", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_10", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_10", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_10", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_10", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_10", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_10", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_10", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_10", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_10", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_10", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_10", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_10", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_10", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_10", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_10", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_10", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_10", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_10", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_10", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_10", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_9", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_9", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_9", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_9", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_9", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_9", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_9", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_9", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_9", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_9", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_9", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_9", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_9", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_9", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_9", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_9", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_9", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_9", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_9", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_9", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_9", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_9", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_9", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_9", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_9", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_9", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_9", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_9", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_9", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_9", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_9", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_9", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_9", "VBRK_LH1" ], [ "CMT_TOP_LH2_9", "VBRK_LH2" ], [ "CMT_TOP_LH3_9", "VBRK_LH3" ], [ "CMT_TOP_LH4_9", "VBRK_LH4" ], [ "CMT_TOP_LH5_9", "VBRK_LH5" ], [ "CMT_TOP_LH6_9", "VBRK_LH6" ], [ "CMT_TOP_LH7_9", "VBRK_LH7" ], [ "CMT_TOP_LH8_9", "VBRK_LH8" ], [ "CMT_TOP_LH9_9", "VBRK_LH9" ], [ "CMT_TOP_LH10_9", "VBRK_LH10" ], [ "CMT_TOP_LH11_9", "VBRK_LH11" ], [ "CMT_TOP_LH12_9", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_9", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_9", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_9", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_9", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_9", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_9", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_9", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_9", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_9", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_9", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_9", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_9", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_9", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_9", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_9", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_9", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_9", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_9", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_9", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_9", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_9", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_9", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_9", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_9", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_9", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_9", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_9", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_9", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_9", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_9", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_9", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_9", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_9", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_9", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_9", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_9", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_9", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_9", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_9", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_9", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_9", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_9", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_9", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_9", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_9", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_9", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_9", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_9", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_9", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_9", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_9", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_9", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_9", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_9", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_9", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_9", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_9", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_9", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_9", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_9", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_9", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_9", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_9", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_9", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_9", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_9", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_9", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_9", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_9", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_9", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_9", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_9", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_9", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_9", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_9", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_9", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_9", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_9", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_9", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_9", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_8", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_8", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CMT_TOP_R_UPPER_B", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -8 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "TERM_CMT" ], "wire_pairs": [ [ "PLL_CLK_FREQ_BB_BUFOUT_NS0", "TERM_CMT_FREQ_REF_NS0" ], [ "PLL_CLK_FREQ_BB_BUFOUT_NS1", "TERM_CMT_FREQ_REF_NS1" ], [ "PLL_CLK_FREQ_BB_BUFOUT_NS2", "TERM_CMT_FREQ_REF_NS2" ], [ "PLL_CLK_FREQ_BB_BUFOUT_NS3", "TERM_CMT_FREQ_REF_NS3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_12", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_12", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_12", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_12", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_12", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_12", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_12", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_12", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_12", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_12", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_12", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_12", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_12", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_12", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_12", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_12", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_12", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_12", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_12", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_12", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_12", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_12", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_12", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_12", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_12", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_12", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_12", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_12", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_12", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_12", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_12", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_12", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_12", "VBRK_LH1" ], [ "CMT_TOP_LH2_12", "VBRK_LH2" ], [ "CMT_TOP_LH3_12", "VBRK_LH3" ], [ "CMT_TOP_LH4_12", "VBRK_LH4" ], [ "CMT_TOP_LH5_12", "VBRK_LH5" ], [ "CMT_TOP_LH6_12", "VBRK_LH6" ], [ "CMT_TOP_LH7_12", "VBRK_LH7" ], [ "CMT_TOP_LH8_12", "VBRK_LH8" ], [ "CMT_TOP_LH9_12", "VBRK_LH9" ], [ "CMT_TOP_LH10_12", "VBRK_LH10" ], [ "CMT_TOP_LH11_12", "VBRK_LH11" ], [ "CMT_TOP_LH12_12", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_12", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_12", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_12", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_12", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_12", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_12", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_12", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_12", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_12", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_12", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_12", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_12", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_12", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_12", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_12", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_12", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_12", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_12", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_12", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_12", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_12", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_12", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_12", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_12", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_12", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_12", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_12", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_12", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_12", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_12", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_12", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_12", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_12", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_12", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_12", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_12", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_12", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_12", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_12", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_12", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_12", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_12", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_12", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_12", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_12", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_12", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_12", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_12", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_12", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_12", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_12", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_12", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_12", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_12", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_12", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_12", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_12", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_12", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_12", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_12", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_12", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_12", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_12", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_12", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_12", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_12", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_12", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_12", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_12", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_12", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_12", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_12", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_12", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_12", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_12", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_12", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_12", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_12", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_12", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_12", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_11", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_11", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_11", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_11", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_11", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_11", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_11", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_11", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_11", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_11", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_11", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_11", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_11", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_11", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_11", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_11", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_11", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_11", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_11", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_11", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_11", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_11", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_11", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_11", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_11", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_11", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_11", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_11", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_11", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_11", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_11", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_11", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_11", "VBRK_LH1" ], [ "CMT_TOP_LH2_11", "VBRK_LH2" ], [ "CMT_TOP_LH3_11", "VBRK_LH3" ], [ "CMT_TOP_LH4_11", "VBRK_LH4" ], [ "CMT_TOP_LH5_11", "VBRK_LH5" ], [ "CMT_TOP_LH6_11", "VBRK_LH6" ], [ "CMT_TOP_LH7_11", "VBRK_LH7" ], [ "CMT_TOP_LH8_11", "VBRK_LH8" ], [ "CMT_TOP_LH9_11", "VBRK_LH9" ], [ "CMT_TOP_LH10_11", "VBRK_LH10" ], [ "CMT_TOP_LH11_11", "VBRK_LH11" ], [ "CMT_TOP_LH12_11", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_11", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_11", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_11", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_11", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_11", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_11", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_11", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_11", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_11", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_11", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_11", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_11", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_11", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_11", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_11", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_11", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_11", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_11", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_11", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_11", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_11", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_11", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_11", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_11", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_11", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_11", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_11", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_11", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_11", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_11", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_11", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_11", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_11", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_11", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_11", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_11", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_11", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_11", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_11", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_11", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_11", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_11", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_11", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_11", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_11", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_11", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_11", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_11", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_11", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_11", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_11", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_11", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_11", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_11", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_11", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_11", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_11", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_11", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_11", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_11", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_11", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_11", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_11", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_11", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_11", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_11", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_11", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_11", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_11", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_11", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_11", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_11", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_11", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_11", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_11", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_11", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_11", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_11", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_11", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_11", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_10", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_10", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_10", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_10", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_10", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_10", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_10", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_10", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_10", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_10", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_10", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_10", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_10", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_10", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_10", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_10", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_10", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_10", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_10", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_10", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_10", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_10", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_10", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_10", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_10", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_10", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_10", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_10", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_10", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_10", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_10", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_10", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_10", "VBRK_LH1" ], [ "CMT_TOP_LH2_10", "VBRK_LH2" ], [ "CMT_TOP_LH3_10", "VBRK_LH3" ], [ "CMT_TOP_LH4_10", "VBRK_LH4" ], [ "CMT_TOP_LH5_10", "VBRK_LH5" ], [ "CMT_TOP_LH6_10", "VBRK_LH6" ], [ "CMT_TOP_LH7_10", "VBRK_LH7" ], [ "CMT_TOP_LH8_10", "VBRK_LH8" ], [ "CMT_TOP_LH9_10", "VBRK_LH9" ], [ "CMT_TOP_LH10_10", "VBRK_LH10" ], [ "CMT_TOP_LH11_10", "VBRK_LH11" ], [ "CMT_TOP_LH12_10", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_10", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_10", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_10", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_10", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_10", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_10", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_10", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_10", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_10", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_10", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_10", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_10", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_10", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_10", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_10", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_10", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_10", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_10", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_10", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_10", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_10", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_10", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_10", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_10", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_10", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_10", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_10", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_10", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_10", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_10", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_10", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_10", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_10", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_10", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_10", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_10", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_10", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_10", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_10", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_10", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_10", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_10", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_10", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_10", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_10", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_10", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_10", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_10", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_10", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_10", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_10", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_10", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_10", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_10", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_10", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_10", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_10", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_10", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_10", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_10", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_10", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_10", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_10", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_10", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_10", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_10", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_10", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_10", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_10", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_10", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_10", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_10", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_10", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_10", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_10", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_10", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_10", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_10", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_10", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_10", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_10", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_10", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_9", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_9", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_9", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_9", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_9", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_9", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_9", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_9", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_9", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_9", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_9", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_9", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_9", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_9", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_9", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_9", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_9", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_9", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_9", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_9", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_9", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_9", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_9", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_9", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_9", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_9", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_9", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_9", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_9", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_9", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_9", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_9", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_9", "VBRK_LH1" ], [ "CMT_TOP_LH2_9", "VBRK_LH2" ], [ "CMT_TOP_LH3_9", "VBRK_LH3" ], [ "CMT_TOP_LH4_9", "VBRK_LH4" ], [ "CMT_TOP_LH5_9", "VBRK_LH5" ], [ "CMT_TOP_LH6_9", "VBRK_LH6" ], [ "CMT_TOP_LH7_9", "VBRK_LH7" ], [ "CMT_TOP_LH8_9", "VBRK_LH8" ], [ "CMT_TOP_LH9_9", "VBRK_LH9" ], [ "CMT_TOP_LH10_9", "VBRK_LH10" ], [ "CMT_TOP_LH11_9", "VBRK_LH11" ], [ "CMT_TOP_LH12_9", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_9", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_9", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_9", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_9", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_9", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_9", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_9", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_9", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_9", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_9", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_9", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_9", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_9", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_9", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_9", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_9", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_9", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_9", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_9", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_9", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_9", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_9", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_9", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_9", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_9", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_9", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_9", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_9", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_9", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_9", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_9", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_9", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_9", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_9", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_9", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_9", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_9", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_9", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_9", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_9", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_9", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_9", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_9", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_9", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_9", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_9", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_9", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_9", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_9", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_9", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_9", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_9", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_9", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_9", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_9", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_9", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_9", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_9", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_9", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_9", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_9", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_9", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_9", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_9", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_9", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_9", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_9", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_9", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_9", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_9", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_9", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_9", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_9", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_9", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_9", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_9", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_9", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_9", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_9", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_9", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_8", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_8", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_8", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_8", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_8", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_8", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_8", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_8", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_8", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_8", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_8", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_8", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_8", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_8", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_8", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_8", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_8", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_8", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_8", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_8", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_8", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_8", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_8", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_8", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_8", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_8", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_8", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_8", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_8", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_8", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_8", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_8", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_8", "VBRK_LH1" ], [ "CMT_TOP_LH2_8", "VBRK_LH2" ], [ "CMT_TOP_LH3_8", "VBRK_LH3" ], [ "CMT_TOP_LH4_8", "VBRK_LH4" ], [ "CMT_TOP_LH5_8", "VBRK_LH5" ], [ "CMT_TOP_LH6_8", "VBRK_LH6" ], [ "CMT_TOP_LH7_8", "VBRK_LH7" ], [ "CMT_TOP_LH8_8", "VBRK_LH8" ], [ "CMT_TOP_LH9_8", "VBRK_LH9" ], [ "CMT_TOP_LH10_8", "VBRK_LH10" ], [ "CMT_TOP_LH11_8", "VBRK_LH11" ], [ "CMT_TOP_LH12_8", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_8", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_8", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_8", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_8", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_8", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_8", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_8", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_8", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_8", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_8", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_8", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_8", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_8", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_8", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_8", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_8", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_8", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_8", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_8", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_8", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_8", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_8", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_8", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_8", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_8", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_8", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_8", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_8", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_8", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_8", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_8", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_8", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_8", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_8", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_8", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_8", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_8", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_8", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_8", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_8", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_8", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_8", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_8", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_8", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_8", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_8", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_8", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_8", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_8", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_8", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_8", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_8", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_8", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_8", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_8", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_8", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_8", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_8", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_8", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_8", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_8", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_8", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_8", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_8", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_8", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_8", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_8", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_8", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_8", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_8", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_8", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_8", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_8", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_8", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_8", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_8", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_8", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_8", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_8", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_8", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_8", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_8", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_7", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_7", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_7", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_7", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_7", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_7", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_7", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_7", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_7", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_7", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_7", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_7", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_7", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_7", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_7", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_7", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_7", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_7", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_7", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_7", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_7", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_7", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_7", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_7", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_7", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_7", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_7", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_7", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_7", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_7", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_7", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_7", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_7", "VBRK_LH1" ], [ "CMT_TOP_LH2_7", "VBRK_LH2" ], [ "CMT_TOP_LH3_7", "VBRK_LH3" ], [ "CMT_TOP_LH4_7", "VBRK_LH4" ], [ "CMT_TOP_LH5_7", "VBRK_LH5" ], [ "CMT_TOP_LH6_7", "VBRK_LH6" ], [ "CMT_TOP_LH7_7", "VBRK_LH7" ], [ "CMT_TOP_LH8_7", "VBRK_LH8" ], [ "CMT_TOP_LH9_7", "VBRK_LH9" ], [ "CMT_TOP_LH10_7", "VBRK_LH10" ], [ "CMT_TOP_LH11_7", "VBRK_LH11" ], [ "CMT_TOP_LH12_7", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_7", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_7", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_7", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_7", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_7", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_7", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_7", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_7", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_7", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_7", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_7", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_7", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_7", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_7", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_7", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_7", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_7", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_7", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_7", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_7", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_7", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_7", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_7", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_7", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_7", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_7", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_7", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_7", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_7", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_7", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_7", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_7", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_7", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_7", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_7", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_7", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_7", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_7", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_7", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_7", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_7", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_7", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_7", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_7", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_7", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_7", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_7", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_7", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_7", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_7", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_7", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_7", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_7", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_7", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_7", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_7", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_7", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_7", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_7", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_7", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_7", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_7", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_7", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_7", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_7", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_7", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_7", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_7", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_7", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_7", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_7", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_7", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_7", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_7", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_7", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_7", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_7", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_7", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_7", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_7", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_6", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_6", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_6", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_6", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_6", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_6", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_6", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_6", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_6", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_6", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_6", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_6", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_6", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_6", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_6", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_6", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_6", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_6", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_6", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_6", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_6", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_6", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_6", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_6", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_6", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_6", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_6", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_6", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_6", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_6", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_6", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_6", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_6", "VBRK_LH1" ], [ "CMT_TOP_LH2_6", "VBRK_LH2" ], [ "CMT_TOP_LH3_6", "VBRK_LH3" ], [ "CMT_TOP_LH4_6", "VBRK_LH4" ], [ "CMT_TOP_LH5_6", "VBRK_LH5" ], [ "CMT_TOP_LH6_6", "VBRK_LH6" ], [ "CMT_TOP_LH7_6", "VBRK_LH7" ], [ "CMT_TOP_LH8_6", "VBRK_LH8" ], [ "CMT_TOP_LH9_6", "VBRK_LH9" ], [ "CMT_TOP_LH10_6", "VBRK_LH10" ], [ "CMT_TOP_LH11_6", "VBRK_LH11" ], [ "CMT_TOP_LH12_6", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_6", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_6", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_6", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_6", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_6", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_6", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_6", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_6", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_6", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_6", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_6", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_6", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_6", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_6", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_6", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_6", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_6", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_6", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_6", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_6", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_6", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_6", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_6", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_6", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_6", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_6", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_6", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_6", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_6", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_6", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_6", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_6", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_6", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_6", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_6", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_6", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_6", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_6", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_6", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_6", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_6", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_6", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_6", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_6", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_6", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_6", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_6", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_6", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_6", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_6", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_6", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_6", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_6", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_6", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_6", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_6", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_6", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_6", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_6", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_6", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_6", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_6", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_6", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_6", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_6", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_6", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_6", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_6", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_6", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_6", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_6", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_6", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_6", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_6", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_6", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_6", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_6", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_6", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_6", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_6", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_6", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_6", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_5", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_5", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_5", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_5", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_5", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_5", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_5", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_5", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_5", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_5", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_5", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_5", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_5", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_5", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_5", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_5", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_5", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_5", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_5", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_5", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_5", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_5", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_5", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_5", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_5", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_5", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_5", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_5", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_5", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_5", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_5", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_5", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_5", "VBRK_LH1" ], [ "CMT_TOP_LH2_5", "VBRK_LH2" ], [ "CMT_TOP_LH3_5", "VBRK_LH3" ], [ "CMT_TOP_LH4_5", "VBRK_LH4" ], [ "CMT_TOP_LH5_5", "VBRK_LH5" ], [ "CMT_TOP_LH6_5", "VBRK_LH6" ], [ "CMT_TOP_LH7_5", "VBRK_LH7" ], [ "CMT_TOP_LH8_5", "VBRK_LH8" ], [ "CMT_TOP_LH9_5", "VBRK_LH9" ], [ "CMT_TOP_LH10_5", "VBRK_LH10" ], [ "CMT_TOP_LH11_5", "VBRK_LH11" ], [ "CMT_TOP_LH12_5", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_5", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_5", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_5", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_5", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_5", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_5", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_5", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_5", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_5", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_5", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_5", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_5", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_5", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_5", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_5", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_5", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_5", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_5", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_5", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_5", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_5", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_5", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_5", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_5", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_5", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_5", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_5", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_5", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_5", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_5", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_5", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_5", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_5", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_5", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_5", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_5", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_5", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_5", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_5", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_5", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_5", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_5", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_5", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_5", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_5", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_5", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_5", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_5", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_5", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_5", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_5", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_5", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_5", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_5", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_5", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_5", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_5", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_5", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_5", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_5", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_5", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_5", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_5", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_5", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_5", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_5", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_5", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_5", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_5", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_5", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_5", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_5", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_5", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_5", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_5", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_5", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_5", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_5", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_5", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_5", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_4", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_4", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_4", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_4", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_4", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_4", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_4", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_4", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_4", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_4", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_4", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_4", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_4", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_4", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_4", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_4", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_4", "VBRK_LH1" ], [ "CMT_TOP_LH2_4", "VBRK_LH2" ], [ "CMT_TOP_LH3_4", "VBRK_LH3" ], [ "CMT_TOP_LH4_4", "VBRK_LH4" ], [ "CMT_TOP_LH5_4", "VBRK_LH5" ], [ "CMT_TOP_LH6_4", "VBRK_LH6" ], [ "CMT_TOP_LH7_4", "VBRK_LH7" ], [ "CMT_TOP_LH8_4", "VBRK_LH8" ], [ "CMT_TOP_LH9_4", "VBRK_LH9" ], [ "CMT_TOP_LH10_4", "VBRK_LH10" ], [ "CMT_TOP_LH11_4", "VBRK_LH11" ], [ "CMT_TOP_LH12_4", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_4", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_4", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_4", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_4", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_4", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_4", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_4", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_4", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_4", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_4", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_4", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_4", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_4", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_4", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_4", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_4", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_4", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_4", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_4", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_4", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_4", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_4", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_4", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_4", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_4", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_4", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_4", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_4", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_4", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_4", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_4", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_4", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_4", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_4", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_4", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_4", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_4", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_4", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_4", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_4", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_4", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_4", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_4", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_4", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_4", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_4", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_4", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_4", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_4", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_4", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_4", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_4", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_4", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_4", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_4", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_4", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_4", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_4", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_4", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_4", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_4", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_4", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_4", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_4", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_4", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_4", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_4", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_4", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_4", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_4", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_4", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_3", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_3", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_3", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_3", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_3", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_3", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_3", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_3", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_3", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_3", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_3", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_3", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_3", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_3", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_3", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_3", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_3", "VBRK_LH1" ], [ "CMT_TOP_LH2_3", "VBRK_LH2" ], [ "CMT_TOP_LH3_3", "VBRK_LH3" ], [ "CMT_TOP_LH4_3", "VBRK_LH4" ], [ "CMT_TOP_LH5_3", "VBRK_LH5" ], [ "CMT_TOP_LH6_3", "VBRK_LH6" ], [ "CMT_TOP_LH7_3", "VBRK_LH7" ], [ "CMT_TOP_LH8_3", "VBRK_LH8" ], [ "CMT_TOP_LH9_3", "VBRK_LH9" ], [ "CMT_TOP_LH10_3", "VBRK_LH10" ], [ "CMT_TOP_LH11_3", "VBRK_LH11" ], [ "CMT_TOP_LH12_3", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_3", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_3", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_3", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_3", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_3", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_3", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_3", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_3", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_3", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_3", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_3", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_3", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_3", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_3", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_3", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_3", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_3", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_3", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_3", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_3", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_3", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_3", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_3", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_3", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_3", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_3", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_3", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_3", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_3", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_3", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_3", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_3", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_3", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_3", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_3", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_3", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_3", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_3", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_3", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_3", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_3", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_3", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_3", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_3", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_3", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_3", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_3", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_3", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_3", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_3", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_3", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_3", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_3", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_3", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_3", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_3", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_3", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_3", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_3", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_3", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_3", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_3", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_3", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_3", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_3", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_3", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_3", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_3", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_3", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_3", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_3", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_2", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_2", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_2", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_2", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_2", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_2", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_2", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_2", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_2", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_2", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_2", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_2", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_2", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_2", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_2", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_2", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_2", "VBRK_LH1" ], [ "CMT_TOP_LH2_2", "VBRK_LH2" ], [ "CMT_TOP_LH3_2", "VBRK_LH3" ], [ "CMT_TOP_LH4_2", "VBRK_LH4" ], [ "CMT_TOP_LH5_2", "VBRK_LH5" ], [ "CMT_TOP_LH6_2", "VBRK_LH6" ], [ "CMT_TOP_LH7_2", "VBRK_LH7" ], [ "CMT_TOP_LH8_2", "VBRK_LH8" ], [ "CMT_TOP_LH9_2", "VBRK_LH9" ], [ "CMT_TOP_LH10_2", "VBRK_LH10" ], [ "CMT_TOP_LH11_2", "VBRK_LH11" ], [ "CMT_TOP_LH12_2", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_2", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_2", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_2", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_2", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_2", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_2", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_2", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_2", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_2", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_2", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_2", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_2", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_2", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_2", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_2", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_2", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_2", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_2", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_2", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_2", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_2", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_2", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_2", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_2", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_2", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_2", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_2", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_2", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_2", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_2", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_2", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_2", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_2", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_2", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_2", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_2", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_2", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_2", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_2", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_2", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_2", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_2", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_2", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_2", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_2", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_2", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_2", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_2", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_2", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_2", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_2", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_2", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_2", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_2", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_2", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_2", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_2", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_2", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_2", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_2", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_2", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_2", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_2", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_2", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_2", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_2", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_2", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_2", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_2", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_2", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_2", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_1", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_1", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_1", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_1", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_1", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_1", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_1", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_1", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_1", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_1", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_1", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_1", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_1", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_1", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_1", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_1", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_1", "VBRK_LH1" ], [ "CMT_TOP_LH2_1", "VBRK_LH2" ], [ "CMT_TOP_LH3_1", "VBRK_LH3" ], [ "CMT_TOP_LH4_1", "VBRK_LH4" ], [ "CMT_TOP_LH5_1", "VBRK_LH5" ], [ "CMT_TOP_LH6_1", "VBRK_LH6" ], [ "CMT_TOP_LH7_1", "VBRK_LH7" ], [ "CMT_TOP_LH8_1", "VBRK_LH8" ], [ "CMT_TOP_LH9_1", "VBRK_LH9" ], [ "CMT_TOP_LH10_1", "VBRK_LH10" ], [ "CMT_TOP_LH11_1", "VBRK_LH11" ], [ "CMT_TOP_LH12_1", "VBRK_LH12" ], [ "CMT_TOP_NE2A0_1", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_1", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_1", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_1", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_1", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_1", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_1", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_1", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_1", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_1", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_1", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_1", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_1", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_1", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_1", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_1", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_1", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_1", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_1", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_1", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_1", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_1", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_1", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_1", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_1", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_1", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_1", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_1", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_1", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_1", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_1", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_1", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_1", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_1", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_1", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_1", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_1", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_1", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_1", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_1", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_1", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_1", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_1", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_1", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_1", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_1", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_1", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_1", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_1", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_1", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_1", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_1", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_1", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_1", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_1", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_1", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_1", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_1", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_1", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_1", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_1", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_1", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_1", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_1", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_1", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_1", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_1", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_1", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_1", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_1", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_1", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "CMT_TOP_R_UPPER_T", "VBRK" ], "wire_pairs": [ [ "CMT_TOP_EE2A0_0", "VBRK_EE2A0" ], [ "CMT_TOP_EE2A1_0", "VBRK_EE2A1" ], [ "CMT_TOP_EE2A2_0", "VBRK_EE2A2" ], [ "CMT_TOP_EE2A3_0", "VBRK_EE2A3" ], [ "CMT_TOP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "CMT_TOP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "CMT_TOP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "CMT_TOP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "CMT_TOP_EE4A0_0", "VBRK_EE4A0" ], [ "CMT_TOP_EE4A1_0", "VBRK_EE4A1" ], [ "CMT_TOP_EE4A2_0", "VBRK_EE4A2" ], [ "CMT_TOP_EE4A3_0", "VBRK_EE4A3" ], [ "CMT_TOP_EE4B0_0", "VBRK_EE4B0" ], [ "CMT_TOP_EE4B1_0", "VBRK_EE4B1" ], [ "CMT_TOP_EE4B2_0", "VBRK_EE4B2" ], [ "CMT_TOP_EE4B3_0", "VBRK_EE4B3" ], [ "CMT_TOP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "CMT_TOP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "CMT_TOP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "CMT_TOP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "CMT_TOP_EE4C0_0", "VBRK_EE4C0" ], [ "CMT_TOP_EE4C1_0", "VBRK_EE4C1" ], [ "CMT_TOP_EE4C2_0", "VBRK_EE4C2" ], [ "CMT_TOP_EE4C3_0", "VBRK_EE4C3" ], [ "CMT_TOP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "CMT_TOP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "CMT_TOP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "CMT_TOP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "CMT_TOP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "CMT_TOP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "CMT_TOP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "CMT_TOP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "CMT_TOP_LH1_0", "VBRK_LH1" ], [ "CMT_TOP_LH2_0", "VBRK_LH2" ], [ "CMT_TOP_LH3_0", "VBRK_LH3" ], [ "CMT_TOP_LH4_0", "VBRK_LH4" ], [ "CMT_TOP_LH5_0", "VBRK_LH5" ], [ "CMT_TOP_LH6_0", "VBRK_LH6" ], [ "CMT_TOP_LH7_0", "VBRK_LH7" ], [ "CMT_TOP_LH8_0", "VBRK_LH8" ], [ "CMT_TOP_LH9_0", "VBRK_LH9" ], [ "CMT_TOP_LH10_0", "VBRK_LH10" ], [ "CMT_TOP_LH11_0", "VBRK_LH11" ], [ "CMT_TOP_LH12_0", "VBRK_LH12" ], [ "CMT_TOP_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "CMT_TOP_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "CMT_TOP_NE2A0_0", "VBRK_NE2A0" ], [ "CMT_TOP_NE2A1_0", "VBRK_NE2A1" ], [ "CMT_TOP_NE2A2_0", "VBRK_NE2A2" ], [ "CMT_TOP_NE2A3_0", "VBRK_NE2A3" ], [ "CMT_TOP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "CMT_TOP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "CMT_TOP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "CMT_TOP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "CMT_TOP_NE4C0_0", "VBRK_NE4C0" ], [ "CMT_TOP_NE4C1_0", "VBRK_NE4C1" ], [ "CMT_TOP_NE4C2_0", "VBRK_NE4C2" ], [ "CMT_TOP_NE4C3_0", "VBRK_NE4C3" ], [ "CMT_TOP_NW2A0_0", "VBRK_NW2A0" ], [ "CMT_TOP_NW2A1_0", "VBRK_NW2A1" ], [ "CMT_TOP_NW2A2_0", "VBRK_NW2A2" ], [ "CMT_TOP_NW2A3_0", "VBRK_NW2A3" ], [ "CMT_TOP_NW4A0_0", "VBRK_NW4A0" ], [ "CMT_TOP_NW4A1_0", "VBRK_NW4A1" ], [ "CMT_TOP_NW4A2_0", "VBRK_NW4A2" ], [ "CMT_TOP_NW4A3_0", "VBRK_NW4A3" ], [ "CMT_TOP_NW4END0_0", "VBRK_NW4END0" ], [ "CMT_TOP_NW4END1_0", "VBRK_NW4END1" ], [ "CMT_TOP_NW4END2_0", "VBRK_NW4END2" ], [ "CMT_TOP_NW4END3_0", "VBRK_NW4END3" ], [ "CMT_TOP_SE2A0_0", "VBRK_SE2A0" ], [ "CMT_TOP_SE2A1_0", "VBRK_SE2A1" ], [ "CMT_TOP_SE2A2_0", "VBRK_SE2A2" ], [ "CMT_TOP_SE2A3_0", "VBRK_SE2A3" ], [ "CMT_TOP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "CMT_TOP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "CMT_TOP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "CMT_TOP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "CMT_TOP_SE4C0_0", "VBRK_SE4C0" ], [ "CMT_TOP_SE4C1_0", "VBRK_SE4C1" ], [ "CMT_TOP_SE4C2_0", "VBRK_SE4C2" ], [ "CMT_TOP_SE4C3_0", "VBRK_SE4C3" ], [ "CMT_TOP_SW2A0_0", "VBRK_SW2A0" ], [ "CMT_TOP_SW2A1_0", "VBRK_SW2A1" ], [ "CMT_TOP_SW2A2_0", "VBRK_SW2A2" ], [ "CMT_TOP_SW2A3_0", "VBRK_SW2A3" ], [ "CMT_TOP_SW4A0_0", "VBRK_SW4A0" ], [ "CMT_TOP_SW4A1_0", "VBRK_SW4A1" ], [ "CMT_TOP_SW4A2_0", "VBRK_SW4A2" ], [ "CMT_TOP_SW4A3_0", "VBRK_SW4A3" ], [ "CMT_TOP_SW4END0_0", "VBRK_SW4END0" ], [ "CMT_TOP_SW4END1_0", "VBRK_SW4END1" ], [ "CMT_TOP_SW4END2_0", "VBRK_SW4END2" ], [ "CMT_TOP_SW4END3_0", "VBRK_SW4END3" ], [ "CMT_TOP_WL1END0_0", "VBRK_WL1END0" ], [ "CMT_TOP_WL1END1_0", "VBRK_WL1END1" ], [ "CMT_TOP_WL1END2_0", "VBRK_WL1END2" ], [ "CMT_TOP_WL1END3_0", "VBRK_WL1END3" ], [ "CMT_TOP_WR1END0_0", "VBRK_WR1END0" ], [ "CMT_TOP_WR1END1_0", "VBRK_WR1END1" ], [ "CMT_TOP_WR1END2_0", "VBRK_WR1END2" ], [ "CMT_TOP_WR1END3_0", "VBRK_WR1END3" ], [ "CMT_TOP_WW2A0_0", "VBRK_WW2A0" ], [ "CMT_TOP_WW2A1_0", "VBRK_WW2A1" ], [ "CMT_TOP_WW2A2_0", "VBRK_WW2A2" ], [ "CMT_TOP_WW2A3_0", "VBRK_WW2A3" ], [ "CMT_TOP_WW2END0_0", "VBRK_WW2END0" ], [ "CMT_TOP_WW2END1_0", "VBRK_WW2END1" ], [ "CMT_TOP_WW2END2_0", "VBRK_WW2END2" ], [ "CMT_TOP_WW2END3_0", "VBRK_WW2END3" ], [ "CMT_TOP_WW4A0_0", "VBRK_WW4A0" ], [ "CMT_TOP_WW4A1_0", "VBRK_WW4A1" ], [ "CMT_TOP_WW4A2_0", "VBRK_WW4A2" ], [ "CMT_TOP_WW4A3_0", "VBRK_WW4A3" ], [ "CMT_TOP_WW4B0_0", "VBRK_WW4B0" ], [ "CMT_TOP_WW4B1_0", "VBRK_WW4B1" ], [ "CMT_TOP_WW4B2_0", "VBRK_WW4B2" ], [ "CMT_TOP_WW4B3_0", "VBRK_WW4B3" ], [ "CMT_TOP_WW4C0_0", "VBRK_WW4C0" ], [ "CMT_TOP_WW4C1_0", "VBRK_WW4C1" ], [ "CMT_TOP_WW4C2_0", "VBRK_WW4C2" ], [ "CMT_TOP_WW4C3_0", "VBRK_WW4C3" ], [ "CMT_TOP_WW4END0_0", "VBRK_WW4END0" ], [ "CMT_TOP_WW4END1_0", "VBRK_WW4END1" ], [ "CMT_TOP_WW4END2_0", "VBRK_WW4END2" ], [ "CMT_TOP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "DSP_L", "DSP_L" ], "wire_pairs": [ [ "DSP_0_ACIN0", "DSP_ACOUT0" ], [ "DSP_0_ACIN1", "DSP_ACOUT1" ], [ "DSP_0_ACIN2", "DSP_ACOUT2" ], [ "DSP_0_ACIN3", "DSP_ACOUT3" ], [ "DSP_0_ACIN4", "DSP_ACOUT4" ], [ "DSP_0_ACIN5", "DSP_ACOUT5" ], [ "DSP_0_ACIN6", "DSP_ACOUT6" ], [ "DSP_0_ACIN7", "DSP_ACOUT7" ], [ "DSP_0_ACIN8", "DSP_ACOUT8" ], [ "DSP_0_ACIN9", "DSP_ACOUT9" ], [ "DSP_0_ACIN10", "DSP_ACOUT10" ], [ "DSP_0_ACIN11", "DSP_ACOUT11" ], [ "DSP_0_ACIN12", "DSP_ACOUT12" ], [ "DSP_0_ACIN13", "DSP_ACOUT13" ], [ "DSP_0_ACIN14", "DSP_ACOUT14" ], [ "DSP_0_ACIN15", "DSP_ACOUT15" ], [ "DSP_0_ACIN16", "DSP_ACOUT16" ], [ "DSP_0_ACIN17", "DSP_ACOUT17" ], [ "DSP_0_ACIN18", "DSP_ACOUT18" ], [ "DSP_0_ACIN19", "DSP_ACOUT19" ], [ "DSP_0_ACIN20", "DSP_ACOUT20" ], [ "DSP_0_ACIN21", "DSP_ACOUT21" ], [ "DSP_0_ACIN22", "DSP_ACOUT22" ], [ "DSP_0_ACIN23", "DSP_ACOUT23" ], [ "DSP_0_ACIN24", "DSP_ACOUT24" ], [ "DSP_0_ACIN25", "DSP_ACOUT25" ], [ "DSP_0_ACIN26", "DSP_ACOUT26" ], [ "DSP_0_ACIN27", "DSP_ACOUT27" ], [ "DSP_0_ACIN28", "DSP_ACOUT28" ], [ "DSP_0_ACIN29", "DSP_ACOUT29" ], [ "DSP_0_BCIN0", "DSP_BCOUT0" ], [ "DSP_0_BCIN1", "DSP_BCOUT1" ], [ "DSP_0_BCIN2", "DSP_BCOUT2" ], [ "DSP_0_BCIN3", "DSP_BCOUT3" ], [ "DSP_0_BCIN4", "DSP_BCOUT4" ], [ "DSP_0_BCIN5", "DSP_BCOUT5" ], [ "DSP_0_BCIN6", "DSP_BCOUT6" ], [ "DSP_0_BCIN7", "DSP_BCOUT7" ], [ "DSP_0_BCIN8", "DSP_BCOUT8" ], [ "DSP_0_BCIN9", "DSP_BCOUT9" ], [ "DSP_0_BCIN10", "DSP_BCOUT10" ], [ "DSP_0_BCIN11", "DSP_BCOUT11" ], [ "DSP_0_BCIN12", "DSP_BCOUT12" ], [ "DSP_0_BCIN13", "DSP_BCOUT13" ], [ "DSP_0_BCIN14", "DSP_BCOUT14" ], [ "DSP_0_BCIN15", "DSP_BCOUT15" ], [ "DSP_0_BCIN16", "DSP_BCOUT16" ], [ "DSP_0_BCIN17", "DSP_BCOUT17" ], [ "DSP_0_CARRYCASCIN", "DSP_CARRYCASCOUT" ], [ "DSP_0_MULTSIGNIN", "DSP_MULTSIGNOUT" ], [ "DSP_0_PCIN0", "DSP_PCOUT0" ], [ "DSP_0_PCIN1", "DSP_PCOUT1" ], [ "DSP_0_PCIN2", "DSP_PCOUT2" ], [ "DSP_0_PCIN3", "DSP_PCOUT3" ], [ "DSP_0_PCIN4", "DSP_PCOUT4" ], [ "DSP_0_PCIN5", "DSP_PCOUT5" ], [ "DSP_0_PCIN6", "DSP_PCOUT6" ], [ "DSP_0_PCIN7", "DSP_PCOUT7" ], [ "DSP_0_PCIN8", "DSP_PCOUT8" ], [ "DSP_0_PCIN9", "DSP_PCOUT9" ], [ "DSP_0_PCIN10", "DSP_PCOUT10" ], [ "DSP_0_PCIN11", "DSP_PCOUT11" ], [ "DSP_0_PCIN12", "DSP_PCOUT12" ], [ "DSP_0_PCIN13", "DSP_PCOUT13" ], [ "DSP_0_PCIN14", "DSP_PCOUT14" ], [ "DSP_0_PCIN15", "DSP_PCOUT15" ], [ "DSP_0_PCIN16", "DSP_PCOUT16" ], [ "DSP_0_PCIN17", "DSP_PCOUT17" ], [ "DSP_0_PCIN18", "DSP_PCOUT18" ], [ "DSP_0_PCIN19", "DSP_PCOUT19" ], [ "DSP_0_PCIN20", "DSP_PCOUT20" ], [ "DSP_0_PCIN21", "DSP_PCOUT21" ], [ "DSP_0_PCIN22", "DSP_PCOUT22" ], [ "DSP_0_PCIN23", "DSP_PCOUT23" ], [ "DSP_0_PCIN24", "DSP_PCOUT24" ], [ "DSP_0_PCIN25", "DSP_PCOUT25" ], [ "DSP_0_PCIN26", "DSP_PCOUT26" ], [ "DSP_0_PCIN27", "DSP_PCOUT27" ], [ "DSP_0_PCIN28", "DSP_PCOUT28" ], [ "DSP_0_PCIN29", "DSP_PCOUT29" ], [ "DSP_0_PCIN30", "DSP_PCOUT30" ], [ "DSP_0_PCIN31", "DSP_PCOUT31" ], [ "DSP_0_PCIN32", "DSP_PCOUT32" ], [ "DSP_0_PCIN33", "DSP_PCOUT33" ], [ "DSP_0_PCIN34", "DSP_PCOUT34" ], [ "DSP_0_PCIN35", "DSP_PCOUT35" ], [ "DSP_0_PCIN36", "DSP_PCOUT36" ], [ "DSP_0_PCIN37", "DSP_PCOUT37" ], [ "DSP_0_PCIN38", "DSP_PCOUT38" ], [ "DSP_0_PCIN39", "DSP_PCOUT39" ], [ "DSP_0_PCIN40", "DSP_PCOUT40" ], [ "DSP_0_PCIN41", "DSP_PCOUT41" ], [ "DSP_0_PCIN42", "DSP_PCOUT42" ], [ "DSP_0_PCIN43", "DSP_PCOUT43" ], [ "DSP_0_PCIN44", "DSP_PCOUT44" ], [ "DSP_0_PCIN45", "DSP_PCOUT45" ], [ "DSP_0_PCIN46", "DSP_PCOUT46" ], [ "DSP_0_PCIN47", "DSP_PCOUT47" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "DSP_L", "HCLK_DSP_L" ], "wire_pairs": [ [ "DSP_ACOUT0", "HCLK_DSP_ACIN0" ], [ "DSP_ACOUT1", "HCLK_DSP_ACIN1" ], [ "DSP_ACOUT2", "HCLK_DSP_ACIN2" ], [ "DSP_ACOUT3", "HCLK_DSP_ACIN3" ], [ "DSP_ACOUT4", "HCLK_DSP_ACIN4" ], [ "DSP_ACOUT5", "HCLK_DSP_ACIN5" ], [ "DSP_ACOUT6", "HCLK_DSP_ACIN6" ], [ "DSP_ACOUT7", "HCLK_DSP_ACIN7" ], [ "DSP_ACOUT8", "HCLK_DSP_ACIN8" ], [ "DSP_ACOUT9", "HCLK_DSP_ACIN9" ], [ "DSP_ACOUT10", "HCLK_DSP_ACIN10" ], [ "DSP_ACOUT11", "HCLK_DSP_ACIN11" ], [ "DSP_ACOUT12", "HCLK_DSP_ACIN12" ], [ "DSP_ACOUT13", "HCLK_DSP_ACIN13" ], [ "DSP_ACOUT14", "HCLK_DSP_ACIN14" ], [ "DSP_ACOUT15", "HCLK_DSP_ACIN15" ], [ "DSP_ACOUT16", "HCLK_DSP_ACIN16" ], [ "DSP_ACOUT17", "HCLK_DSP_ACIN17" ], [ "DSP_ACOUT18", "HCLK_DSP_ACIN18" ], [ "DSP_ACOUT19", "HCLK_DSP_ACIN19" ], [ "DSP_ACOUT20", "HCLK_DSP_ACIN20" ], [ "DSP_ACOUT21", "HCLK_DSP_ACIN21" ], [ "DSP_ACOUT22", "HCLK_DSP_ACIN22" ], [ "DSP_ACOUT23", "HCLK_DSP_ACIN23" ], [ "DSP_ACOUT24", "HCLK_DSP_ACIN24" ], [ "DSP_ACOUT25", "HCLK_DSP_ACIN25" ], [ "DSP_ACOUT26", "HCLK_DSP_ACIN26" ], [ "DSP_ACOUT27", "HCLK_DSP_ACIN27" ], [ "DSP_ACOUT28", "HCLK_DSP_ACIN28" ], [ "DSP_ACOUT29", "HCLK_DSP_ACIN29" ], [ "DSP_BCOUT0", "HCLK_DSP_BCIN0" ], [ "DSP_BCOUT1", "HCLK_DSP_BCIN1" ], [ "DSP_BCOUT2", "HCLK_DSP_BCIN2" ], [ "DSP_BCOUT3", "HCLK_DSP_BCIN3" ], [ "DSP_BCOUT4", "HCLK_DSP_BCIN4" ], [ "DSP_BCOUT5", "HCLK_DSP_BCIN5" ], [ "DSP_BCOUT6", "HCLK_DSP_BCIN6" ], [ "DSP_BCOUT7", "HCLK_DSP_BCIN7" ], [ "DSP_BCOUT8", "HCLK_DSP_BCIN8" ], [ "DSP_BCOUT9", "HCLK_DSP_BCIN9" ], [ "DSP_BCOUT10", "HCLK_DSP_BCIN10" ], [ "DSP_BCOUT11", "HCLK_DSP_BCIN11" ], [ "DSP_BCOUT12", "HCLK_DSP_BCIN12" ], [ "DSP_BCOUT13", "HCLK_DSP_BCIN13" ], [ "DSP_BCOUT14", "HCLK_DSP_BCIN14" ], [ "DSP_BCOUT15", "HCLK_DSP_BCIN15" ], [ "DSP_BCOUT16", "HCLK_DSP_BCIN16" ], [ "DSP_BCOUT17", "HCLK_DSP_BCIN17" ], [ "DSP_CARRYCASCOUT", "HCLK_DSP_CARRYCASCIN" ], [ "DSP_MULTSIGNOUT", "HCLK_DSP_MULTSIGNIN" ], [ "DSP_PCOUT0", "HCLK_DSP_PCIN0" ], [ "DSP_PCOUT1", "HCLK_DSP_PCIN1" ], [ "DSP_PCOUT2", "HCLK_DSP_PCIN2" ], [ "DSP_PCOUT3", "HCLK_DSP_PCIN3" ], [ "DSP_PCOUT4", "HCLK_DSP_PCIN4" ], [ "DSP_PCOUT5", "HCLK_DSP_PCIN5" ], [ "DSP_PCOUT6", "HCLK_DSP_PCIN6" ], [ "DSP_PCOUT7", "HCLK_DSP_PCIN7" ], [ "DSP_PCOUT8", "HCLK_DSP_PCIN8" ], [ "DSP_PCOUT9", "HCLK_DSP_PCIN9" ], [ "DSP_PCOUT10", "HCLK_DSP_PCIN10" ], [ "DSP_PCOUT11", "HCLK_DSP_PCIN11" ], [ "DSP_PCOUT12", "HCLK_DSP_PCIN12" ], [ "DSP_PCOUT13", "HCLK_DSP_PCIN13" ], [ "DSP_PCOUT14", "HCLK_DSP_PCIN14" ], [ "DSP_PCOUT15", "HCLK_DSP_PCIN15" ], [ "DSP_PCOUT16", "HCLK_DSP_PCIN16" ], [ "DSP_PCOUT17", "HCLK_DSP_PCIN17" ], [ "DSP_PCOUT18", "HCLK_DSP_PCIN18" ], [ "DSP_PCOUT19", "HCLK_DSP_PCIN19" ], [ "DSP_PCOUT20", "HCLK_DSP_PCIN20" ], [ "DSP_PCOUT21", "HCLK_DSP_PCIN21" ], [ "DSP_PCOUT22", "HCLK_DSP_PCIN22" ], [ "DSP_PCOUT23", "HCLK_DSP_PCIN23" ], [ "DSP_PCOUT24", "HCLK_DSP_PCIN24" ], [ "DSP_PCOUT25", "HCLK_DSP_PCIN25" ], [ "DSP_PCOUT26", "HCLK_DSP_PCIN26" ], [ "DSP_PCOUT27", "HCLK_DSP_PCIN27" ], [ "DSP_PCOUT28", "HCLK_DSP_PCIN28" ], [ "DSP_PCOUT29", "HCLK_DSP_PCIN29" ], [ "DSP_PCOUT30", "HCLK_DSP_PCIN30" ], [ "DSP_PCOUT31", "HCLK_DSP_PCIN31" ], [ "DSP_PCOUT32", "HCLK_DSP_PCIN32" ], [ "DSP_PCOUT33", "HCLK_DSP_PCIN33" ], [ "DSP_PCOUT34", "HCLK_DSP_PCIN34" ], [ "DSP_PCOUT35", "HCLK_DSP_PCIN35" ], [ "DSP_PCOUT36", "HCLK_DSP_PCIN36" ], [ "DSP_PCOUT37", "HCLK_DSP_PCIN37" ], [ "DSP_PCOUT38", "HCLK_DSP_PCIN38" ], [ "DSP_PCOUT39", "HCLK_DSP_PCIN39" ], [ "DSP_PCOUT40", "HCLK_DSP_PCIN40" ], [ "DSP_PCOUT41", "HCLK_DSP_PCIN41" ], [ "DSP_PCOUT42", "HCLK_DSP_PCIN42" ], [ "DSP_PCOUT43", "HCLK_DSP_PCIN43" ], [ "DSP_PCOUT44", "HCLK_DSP_PCIN44" ], [ "DSP_PCOUT45", "HCLK_DSP_PCIN45" ], [ "DSP_PCOUT46", "HCLK_DSP_PCIN46" ], [ "DSP_PCOUT47", "HCLK_DSP_PCIN47" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "DSP_L", "HCLK_DSP_L" ], "wire_pairs": [ [ "DSP_0_ACIN0", "HCLK_DSP_ACIN0" ], [ "DSP_0_ACIN1", "HCLK_DSP_ACIN1" ], [ "DSP_0_ACIN2", "HCLK_DSP_ACIN2" ], [ "DSP_0_ACIN3", "HCLK_DSP_ACIN3" ], [ "DSP_0_ACIN4", "HCLK_DSP_ACIN4" ], [ "DSP_0_ACIN5", "HCLK_DSP_ACIN5" ], [ "DSP_0_ACIN6", "HCLK_DSP_ACIN6" ], [ "DSP_0_ACIN7", "HCLK_DSP_ACIN7" ], [ "DSP_0_ACIN8", "HCLK_DSP_ACIN8" ], [ "DSP_0_ACIN9", "HCLK_DSP_ACIN9" ], [ "DSP_0_ACIN10", "HCLK_DSP_ACIN10" ], [ "DSP_0_ACIN11", "HCLK_DSP_ACIN11" ], [ "DSP_0_ACIN12", "HCLK_DSP_ACIN12" ], [ "DSP_0_ACIN13", "HCLK_DSP_ACIN13" ], [ "DSP_0_ACIN14", "HCLK_DSP_ACIN14" ], [ "DSP_0_ACIN15", "HCLK_DSP_ACIN15" ], [ "DSP_0_ACIN16", "HCLK_DSP_ACIN16" ], [ "DSP_0_ACIN17", "HCLK_DSP_ACIN17" ], [ "DSP_0_ACIN18", "HCLK_DSP_ACIN18" ], [ "DSP_0_ACIN19", "HCLK_DSP_ACIN19" ], [ "DSP_0_ACIN20", "HCLK_DSP_ACIN20" ], [ "DSP_0_ACIN21", "HCLK_DSP_ACIN21" ], [ "DSP_0_ACIN22", "HCLK_DSP_ACIN22" ], [ "DSP_0_ACIN23", "HCLK_DSP_ACIN23" ], [ "DSP_0_ACIN24", "HCLK_DSP_ACIN24" ], [ "DSP_0_ACIN25", "HCLK_DSP_ACIN25" ], [ "DSP_0_ACIN26", "HCLK_DSP_ACIN26" ], [ "DSP_0_ACIN27", "HCLK_DSP_ACIN27" ], [ "DSP_0_ACIN28", "HCLK_DSP_ACIN28" ], [ "DSP_0_ACIN29", "HCLK_DSP_ACIN29" ], [ "DSP_0_BCIN0", "HCLK_DSP_BCIN0" ], [ "DSP_0_BCIN1", "HCLK_DSP_BCIN1" ], [ "DSP_0_BCIN2", "HCLK_DSP_BCIN2" ], [ "DSP_0_BCIN3", "HCLK_DSP_BCIN3" ], [ "DSP_0_BCIN4", "HCLK_DSP_BCIN4" ], [ "DSP_0_BCIN5", "HCLK_DSP_BCIN5" ], [ "DSP_0_BCIN6", "HCLK_DSP_BCIN6" ], [ "DSP_0_BCIN7", "HCLK_DSP_BCIN7" ], [ "DSP_0_BCIN8", "HCLK_DSP_BCIN8" ], [ "DSP_0_BCIN9", "HCLK_DSP_BCIN9" ], [ "DSP_0_BCIN10", "HCLK_DSP_BCIN10" ], [ "DSP_0_BCIN11", "HCLK_DSP_BCIN11" ], [ "DSP_0_BCIN12", "HCLK_DSP_BCIN12" ], [ "DSP_0_BCIN13", "HCLK_DSP_BCIN13" ], [ "DSP_0_BCIN14", "HCLK_DSP_BCIN14" ], [ "DSP_0_BCIN15", "HCLK_DSP_BCIN15" ], [ "DSP_0_BCIN16", "HCLK_DSP_BCIN16" ], [ "DSP_0_BCIN17", "HCLK_DSP_BCIN17" ], [ "DSP_0_CARRYCASCIN", "HCLK_DSP_CARRYCASCIN" ], [ "DSP_0_MULTSIGNIN", "HCLK_DSP_MULTSIGNIN" ], [ "DSP_0_PCIN0", "HCLK_DSP_PCIN0" ], [ "DSP_0_PCIN1", "HCLK_DSP_PCIN1" ], [ "DSP_0_PCIN2", "HCLK_DSP_PCIN2" ], [ "DSP_0_PCIN3", "HCLK_DSP_PCIN3" ], [ "DSP_0_PCIN4", "HCLK_DSP_PCIN4" ], [ "DSP_0_PCIN5", "HCLK_DSP_PCIN5" ], [ "DSP_0_PCIN6", "HCLK_DSP_PCIN6" ], [ "DSP_0_PCIN7", "HCLK_DSP_PCIN7" ], [ "DSP_0_PCIN8", "HCLK_DSP_PCIN8" ], [ "DSP_0_PCIN9", "HCLK_DSP_PCIN9" ], [ "DSP_0_PCIN10", "HCLK_DSP_PCIN10" ], [ "DSP_0_PCIN11", "HCLK_DSP_PCIN11" ], [ "DSP_0_PCIN12", "HCLK_DSP_PCIN12" ], [ "DSP_0_PCIN13", "HCLK_DSP_PCIN13" ], [ "DSP_0_PCIN14", "HCLK_DSP_PCIN14" ], [ "DSP_0_PCIN15", "HCLK_DSP_PCIN15" ], [ "DSP_0_PCIN16", "HCLK_DSP_PCIN16" ], [ "DSP_0_PCIN17", "HCLK_DSP_PCIN17" ], [ "DSP_0_PCIN18", "HCLK_DSP_PCIN18" ], [ "DSP_0_PCIN19", "HCLK_DSP_PCIN19" ], [ "DSP_0_PCIN20", "HCLK_DSP_PCIN20" ], [ "DSP_0_PCIN21", "HCLK_DSP_PCIN21" ], [ "DSP_0_PCIN22", "HCLK_DSP_PCIN22" ], [ "DSP_0_PCIN23", "HCLK_DSP_PCIN23" ], [ "DSP_0_PCIN24", "HCLK_DSP_PCIN24" ], [ "DSP_0_PCIN25", "HCLK_DSP_PCIN25" ], [ "DSP_0_PCIN26", "HCLK_DSP_PCIN26" ], [ "DSP_0_PCIN27", "HCLK_DSP_PCIN27" ], [ "DSP_0_PCIN28", "HCLK_DSP_PCIN28" ], [ "DSP_0_PCIN29", "HCLK_DSP_PCIN29" ], [ "DSP_0_PCIN30", "HCLK_DSP_PCIN30" ], [ "DSP_0_PCIN31", "HCLK_DSP_PCIN31" ], [ "DSP_0_PCIN32", "HCLK_DSP_PCIN32" ], [ "DSP_0_PCIN33", "HCLK_DSP_PCIN33" ], [ "DSP_0_PCIN34", "HCLK_DSP_PCIN34" ], [ "DSP_0_PCIN35", "HCLK_DSP_PCIN35" ], [ "DSP_0_PCIN36", "HCLK_DSP_PCIN36" ], [ "DSP_0_PCIN37", "HCLK_DSP_PCIN37" ], [ "DSP_0_PCIN38", "HCLK_DSP_PCIN38" ], [ "DSP_0_PCIN39", "HCLK_DSP_PCIN39" ], [ "DSP_0_PCIN40", "HCLK_DSP_PCIN40" ], [ "DSP_0_PCIN41", "HCLK_DSP_PCIN41" ], [ "DSP_0_PCIN42", "HCLK_DSP_PCIN42" ], [ "DSP_0_PCIN43", "HCLK_DSP_PCIN43" ], [ "DSP_0_PCIN44", "HCLK_DSP_PCIN44" ], [ "DSP_0_PCIN45", "HCLK_DSP_PCIN45" ], [ "DSP_0_PCIN46", "HCLK_DSP_PCIN46" ], [ "DSP_0_PCIN47", "HCLK_DSP_PCIN47" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "DSP_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "DSP_BYP0_4", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_4", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_4", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_4", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_4", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_4", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_4", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_4", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_4", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_4", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_4", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_4", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_4", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_4", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_4", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_4", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_4", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_4", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_4", "INT_INTERFACE_LH1" ], [ "DSP_LH2_4", "INT_INTERFACE_LH2" ], [ "DSP_LH3_4", "INT_INTERFACE_LH3" ], [ "DSP_LH4_4", "INT_INTERFACE_LH4" ], [ "DSP_LH5_4", "INT_INTERFACE_LH5" ], [ "DSP_LH6_4", "INT_INTERFACE_LH6" ], [ "DSP_LH7_4", "INT_INTERFACE_LH7" ], [ "DSP_LH8_4", "INT_INTERFACE_LH8" ], [ "DSP_LH9_4", "INT_INTERFACE_LH9" ], [ "DSP_LH10_4", "INT_INTERFACE_LH10" ], [ "DSP_LH11_4", "INT_INTERFACE_LH11" ], [ "DSP_LH12_4", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_4", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "DSP_LOGIC_OUTS_B1_4", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "DSP_LOGIC_OUTS_B2_4", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "DSP_LOGIC_OUTS_B3_4", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "DSP_LOGIC_OUTS_B4_4", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "DSP_LOGIC_OUTS_B5_4", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "DSP_LOGIC_OUTS_B6_4", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "DSP_LOGIC_OUTS_B7_4", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "DSP_LOGIC_OUTS_B8_4", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "DSP_LOGIC_OUTS_B9_4", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "DSP_LOGIC_OUTS_B10_4", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "DSP_LOGIC_OUTS_B11_4", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "DSP_LOGIC_OUTS_B12_4", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "DSP_LOGIC_OUTS_B13_4", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "DSP_LOGIC_OUTS_B14_4", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "DSP_LOGIC_OUTS_B15_4", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "DSP_LOGIC_OUTS_B16_4", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "DSP_LOGIC_OUTS_B17_4", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "DSP_LOGIC_OUTS_B18_4", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "DSP_LOGIC_OUTS_B19_4", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "DSP_LOGIC_OUTS_B20_4", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "DSP_LOGIC_OUTS_B21_4", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "DSP_LOGIC_OUTS_B22_4", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "DSP_LOGIC_OUTS_B23_4", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "DSP_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "DSP_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "DSP_BYP0_3", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_3", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_3", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_3", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_3", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_3", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_3", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_3", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_3", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_3", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_3", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_3", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_3", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_3", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_3", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_3", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_3", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_3", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_3", "INT_INTERFACE_LH1" ], [ "DSP_LH2_3", "INT_INTERFACE_LH2" ], [ "DSP_LH3_3", "INT_INTERFACE_LH3" ], [ "DSP_LH4_3", "INT_INTERFACE_LH4" ], [ "DSP_LH5_3", "INT_INTERFACE_LH5" ], [ "DSP_LH6_3", "INT_INTERFACE_LH6" ], [ "DSP_LH7_3", "INT_INTERFACE_LH7" ], [ "DSP_LH8_3", "INT_INTERFACE_LH8" ], [ "DSP_LH9_3", "INT_INTERFACE_LH9" ], [ "DSP_LH10_3", "INT_INTERFACE_LH10" ], [ "DSP_LH11_3", "INT_INTERFACE_LH11" ], [ "DSP_LH12_3", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_3", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "DSP_LOGIC_OUTS_B1_3", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "DSP_LOGIC_OUTS_B2_3", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "DSP_LOGIC_OUTS_B3_3", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "DSP_LOGIC_OUTS_B4_3", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "DSP_LOGIC_OUTS_B5_3", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "DSP_LOGIC_OUTS_B6_3", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "DSP_LOGIC_OUTS_B7_3", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "DSP_LOGIC_OUTS_B8_3", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "DSP_LOGIC_OUTS_B10_3", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "DSP_LOGIC_OUTS_B11_3", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "DSP_LOGIC_OUTS_B14_3", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "DSP_LOGIC_OUTS_B15_3", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "DSP_LOGIC_OUTS_B16_3", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "DSP_LOGIC_OUTS_B17_3", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "DSP_LOGIC_OUTS_B18_3", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "DSP_LOGIC_OUTS_B19_3", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "DSP_LOGIC_OUTS_B20_3", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "DSP_LOGIC_OUTS_B21_3", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "DSP_LOGIC_OUTS_B22_3", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "DSP_LOGIC_OUTS_B23_3", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "DSP_MONITOR_N_3", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_3", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "DSP_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "DSP_BYP0_2", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_2", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_2", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_2", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_2", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_2", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_2", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_2", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_2", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_2", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_2", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_2", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_2", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_2", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_2", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_2", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_2", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_2", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_2", "INT_INTERFACE_LH1" ], [ "DSP_LH2_2", "INT_INTERFACE_LH2" ], [ "DSP_LH3_2", "INT_INTERFACE_LH3" ], [ "DSP_LH4_2", "INT_INTERFACE_LH4" ], [ "DSP_LH5_2", "INT_INTERFACE_LH5" ], [ "DSP_LH6_2", "INT_INTERFACE_LH6" ], [ "DSP_LH7_2", "INT_INTERFACE_LH7" ], [ "DSP_LH8_2", "INT_INTERFACE_LH8" ], [ "DSP_LH9_2", "INT_INTERFACE_LH9" ], [ "DSP_LH10_2", "INT_INTERFACE_LH10" ], [ "DSP_LH11_2", "INT_INTERFACE_LH11" ], [ "DSP_LH12_2", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_2", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "DSP_LOGIC_OUTS_B1_2", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "DSP_LOGIC_OUTS_B2_2", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "DSP_LOGIC_OUTS_B3_2", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "DSP_LOGIC_OUTS_B4_2", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "DSP_LOGIC_OUTS_B5_2", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "DSP_LOGIC_OUTS_B6_2", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "DSP_LOGIC_OUTS_B7_2", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "DSP_LOGIC_OUTS_B8_2", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "DSP_LOGIC_OUTS_B9_2", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "DSP_LOGIC_OUTS_B10_2", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "DSP_LOGIC_OUTS_B11_2", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "DSP_LOGIC_OUTS_B13_2", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "DSP_LOGIC_OUTS_B14_2", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "DSP_LOGIC_OUTS_B15_2", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "DSP_LOGIC_OUTS_B16_2", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "DSP_LOGIC_OUTS_B17_2", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "DSP_LOGIC_OUTS_B18_2", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "DSP_LOGIC_OUTS_B19_2", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "DSP_LOGIC_OUTS_B20_2", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "DSP_LOGIC_OUTS_B21_2", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "DSP_LOGIC_OUTS_B22_2", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "DSP_LOGIC_OUTS_B23_2", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "DSP_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "DSP_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "DSP_BYP0_1", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_1", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_1", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_1", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_1", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_1", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_1", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_1", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_1", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_1", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_1", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_1", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_1", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_1", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_1", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_1", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_1", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_1", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_1", "INT_INTERFACE_LH1" ], [ "DSP_LH2_1", "INT_INTERFACE_LH2" ], [ "DSP_LH3_1", "INT_INTERFACE_LH3" ], [ "DSP_LH4_1", "INT_INTERFACE_LH4" ], [ "DSP_LH5_1", "INT_INTERFACE_LH5" ], [ "DSP_LH6_1", "INT_INTERFACE_LH6" ], [ "DSP_LH7_1", "INT_INTERFACE_LH7" ], [ "DSP_LH8_1", "INT_INTERFACE_LH8" ], [ "DSP_LH9_1", "INT_INTERFACE_LH9" ], [ "DSP_LH10_1", "INT_INTERFACE_LH10" ], [ "DSP_LH11_1", "INT_INTERFACE_LH11" ], [ "DSP_LH12_1", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_1", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "DSP_LOGIC_OUTS_B1_1", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "DSP_LOGIC_OUTS_B2_1", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "DSP_LOGIC_OUTS_B3_1", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "DSP_LOGIC_OUTS_B4_1", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "DSP_LOGIC_OUTS_B5_1", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "DSP_LOGIC_OUTS_B6_1", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "DSP_LOGIC_OUTS_B7_1", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "DSP_LOGIC_OUTS_B10_1", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "DSP_LOGIC_OUTS_B11_1", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "DSP_LOGIC_OUTS_B12_1", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "DSP_LOGIC_OUTS_B13_1", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "DSP_LOGIC_OUTS_B16_1", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "DSP_LOGIC_OUTS_B17_1", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "DSP_LOGIC_OUTS_B18_1", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "DSP_LOGIC_OUTS_B19_1", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "DSP_LOGIC_OUTS_B20_1", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "DSP_LOGIC_OUTS_B21_1", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "DSP_LOGIC_OUTS_B22_1", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "DSP_LOGIC_OUTS_B23_1", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "DSP_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "DSP_L", "INT_INTERFACE_L" ], "wire_pairs": [ [ "DSP_BYP0_0", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_0", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_0", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_0", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_0", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_0", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_0", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_0", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_0", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_0", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_0", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_0", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_0", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_0", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_0", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_0", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_0", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_0", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_0", "INT_INTERFACE_LH1" ], [ "DSP_LH2_0", "INT_INTERFACE_LH2" ], [ "DSP_LH3_0", "INT_INTERFACE_LH3" ], [ "DSP_LH4_0", "INT_INTERFACE_LH4" ], [ "DSP_LH5_0", "INT_INTERFACE_LH5" ], [ "DSP_LH6_0", "INT_INTERFACE_LH6" ], [ "DSP_LH7_0", "INT_INTERFACE_LH7" ], [ "DSP_LH8_0", "INT_INTERFACE_LH8" ], [ "DSP_LH9_0", "INT_INTERFACE_LH9" ], [ "DSP_LH10_0", "INT_INTERFACE_LH10" ], [ "DSP_LH11_0", "INT_INTERFACE_LH11" ], [ "DSP_LH12_0", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_0", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "DSP_LOGIC_OUTS_B1_0", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "DSP_LOGIC_OUTS_B2_0", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "DSP_LOGIC_OUTS_B3_0", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "DSP_LOGIC_OUTS_B4_0", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "DSP_LOGIC_OUTS_B5_0", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "DSP_LOGIC_OUTS_B6_0", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "DSP_LOGIC_OUTS_B7_0", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "DSP_LOGIC_OUTS_B8_0", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "DSP_LOGIC_OUTS_B9_0", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "DSP_LOGIC_OUTS_B10_0", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "DSP_LOGIC_OUTS_B11_0", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "DSP_LOGIC_OUTS_B12_0", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "DSP_LOGIC_OUTS_B13_0", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "DSP_LOGIC_OUTS_B14_0", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "DSP_LOGIC_OUTS_B15_0", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "DSP_LOGIC_OUTS_B16_0", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "DSP_LOGIC_OUTS_B17_0", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "DSP_LOGIC_OUTS_B18_0", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "DSP_LOGIC_OUTS_B19_0", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "DSP_LOGIC_OUTS_B20_0", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "DSP_LOGIC_OUTS_B21_0", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "DSP_LOGIC_OUTS_B22_0", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "DSP_LOGIC_OUTS_B23_0", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "DSP_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "DSP_L", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_4", "VBRK_EE2A0" ], [ "DSP_EE2A1_4", "VBRK_EE2A1" ], [ "DSP_EE2A2_4", "VBRK_EE2A2" ], [ "DSP_EE2A3_4", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_4", "VBRK_EE4A0" ], [ "DSP_EE4A1_4", "VBRK_EE4A1" ], [ "DSP_EE4A2_4", "VBRK_EE4A2" ], [ "DSP_EE4A3_4", "VBRK_EE4A3" ], [ "DSP_EE4B0_4", "VBRK_EE4B0" ], [ "DSP_EE4B1_4", "VBRK_EE4B1" ], [ "DSP_EE4B2_4", "VBRK_EE4B2" ], [ "DSP_EE4B3_4", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_4", "VBRK_EE4C0" ], [ "DSP_EE4C1_4", "VBRK_EE4C1" ], [ "DSP_EE4C2_4", "VBRK_EE4C2" ], [ "DSP_EE4C3_4", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "DSP_LH1_4", "VBRK_LH1" ], [ "DSP_LH2_4", "VBRK_LH2" ], [ "DSP_LH3_4", "VBRK_LH3" ], [ "DSP_LH4_4", "VBRK_LH4" ], [ "DSP_LH5_4", "VBRK_LH5" ], [ "DSP_LH6_4", "VBRK_LH6" ], [ "DSP_LH7_4", "VBRK_LH7" ], [ "DSP_LH8_4", "VBRK_LH8" ], [ "DSP_LH9_4", "VBRK_LH9" ], [ "DSP_LH10_4", "VBRK_LH10" ], [ "DSP_LH11_4", "VBRK_LH11" ], [ "DSP_LH12_4", "VBRK_LH12" ], [ "DSP_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_4", "VBRK_NE2A0" ], [ "DSP_NE2A1_4", "VBRK_NE2A1" ], [ "DSP_NE2A2_4", "VBRK_NE2A2" ], [ "DSP_NE2A3_4", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_4", "VBRK_NE4C0" ], [ "DSP_NE4C1_4", "VBRK_NE4C1" ], [ "DSP_NE4C2_4", "VBRK_NE4C2" ], [ "DSP_NE4C3_4", "VBRK_NE4C3" ], [ "DSP_NW2A0_4", "VBRK_NW2A0" ], [ "DSP_NW2A1_4", "VBRK_NW2A1" ], [ "DSP_NW2A2_4", "VBRK_NW2A2" ], [ "DSP_NW2A3_4", "VBRK_NW2A3" ], [ "DSP_NW4A0_4", "VBRK_NW4A0" ], [ "DSP_NW4A1_4", "VBRK_NW4A1" ], [ "DSP_NW4A2_4", "VBRK_NW4A2" ], [ "DSP_NW4A3_4", "VBRK_NW4A3" ], [ "DSP_NW4END0_4", "VBRK_NW4END0" ], [ "DSP_NW4END1_4", "VBRK_NW4END1" ], [ "DSP_NW4END2_4", "VBRK_NW4END2" ], [ "DSP_NW4END3_4", "VBRK_NW4END3" ], [ "DSP_SE2A0_4", "VBRK_SE2A0" ], [ "DSP_SE2A1_4", "VBRK_SE2A1" ], [ "DSP_SE2A2_4", "VBRK_SE2A2" ], [ "DSP_SE2A3_4", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_4", "VBRK_SE4C0" ], [ "DSP_SE4C1_4", "VBRK_SE4C1" ], [ "DSP_SE4C2_4", "VBRK_SE4C2" ], [ "DSP_SE4C3_4", "VBRK_SE4C3" ], [ "DSP_SW2A0_4", "VBRK_SW2A0" ], [ "DSP_SW2A1_4", "VBRK_SW2A1" ], [ "DSP_SW2A2_4", "VBRK_SW2A2" ], [ "DSP_SW2A3_4", "VBRK_SW2A3" ], [ "DSP_SW4A0_4", "VBRK_SW4A0" ], [ "DSP_SW4A1_4", "VBRK_SW4A1" ], [ "DSP_SW4A2_4", "VBRK_SW4A2" ], [ "DSP_SW4A3_4", "VBRK_SW4A3" ], [ "DSP_SW4END0_4", "VBRK_SW4END0" ], [ "DSP_SW4END1_4", "VBRK_SW4END1" ], [ "DSP_SW4END2_4", "VBRK_SW4END2" ], [ "DSP_SW4END3_4", "VBRK_SW4END3" ], [ "DSP_WL1END0_4", "VBRK_WL1END0" ], [ "DSP_WL1END1_4", "VBRK_WL1END1" ], [ "DSP_WL1END2_4", "VBRK_WL1END2" ], [ "DSP_WL1END3_4", "VBRK_WL1END3" ], [ "DSP_WR1END0_4", "VBRK_WR1END0" ], [ "DSP_WR1END1_4", "VBRK_WR1END1" ], [ "DSP_WR1END2_4", "VBRK_WR1END2" ], [ "DSP_WR1END3_4", "VBRK_WR1END3" ], [ "DSP_WW2A0_4", "VBRK_WW2A0" ], [ "DSP_WW2A1_4", "VBRK_WW2A1" ], [ "DSP_WW2A2_4", "VBRK_WW2A2" ], [ "DSP_WW2A3_4", "VBRK_WW2A3" ], [ "DSP_WW2END0_4", "VBRK_WW2END0" ], [ "DSP_WW2END1_4", "VBRK_WW2END1" ], [ "DSP_WW2END2_4", "VBRK_WW2END2" ], [ "DSP_WW2END3_4", "VBRK_WW2END3" ], [ "DSP_WW4A0_4", "VBRK_WW4A0" ], [ "DSP_WW4A1_4", "VBRK_WW4A1" ], [ "DSP_WW4A2_4", "VBRK_WW4A2" ], [ "DSP_WW4A3_4", "VBRK_WW4A3" ], [ "DSP_WW4B0_4", "VBRK_WW4B0" ], [ "DSP_WW4B1_4", "VBRK_WW4B1" ], [ "DSP_WW4B2_4", "VBRK_WW4B2" ], [ "DSP_WW4B3_4", "VBRK_WW4B3" ], [ "DSP_WW4C0_4", "VBRK_WW4C0" ], [ "DSP_WW4C1_4", "VBRK_WW4C1" ], [ "DSP_WW4C2_4", "VBRK_WW4C2" ], [ "DSP_WW4C3_4", "VBRK_WW4C3" ], [ "DSP_WW4END0_4", "VBRK_WW4END0" ], [ "DSP_WW4END1_4", "VBRK_WW4END1" ], [ "DSP_WW4END2_4", "VBRK_WW4END2" ], [ "DSP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "DSP_L", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_3", "VBRK_EE2A0" ], [ "DSP_EE2A1_3", "VBRK_EE2A1" ], [ "DSP_EE2A2_3", "VBRK_EE2A2" ], [ "DSP_EE2A3_3", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_3", "VBRK_EE4A0" ], [ "DSP_EE4A1_3", "VBRK_EE4A1" ], [ "DSP_EE4A2_3", "VBRK_EE4A2" ], [ "DSP_EE4A3_3", "VBRK_EE4A3" ], [ "DSP_EE4B0_3", "VBRK_EE4B0" ], [ "DSP_EE4B1_3", "VBRK_EE4B1" ], [ "DSP_EE4B2_3", "VBRK_EE4B2" ], [ "DSP_EE4B3_3", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_3", "VBRK_EE4C0" ], [ "DSP_EE4C1_3", "VBRK_EE4C1" ], [ "DSP_EE4C2_3", "VBRK_EE4C2" ], [ "DSP_EE4C3_3", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "DSP_LH1_3", "VBRK_LH1" ], [ "DSP_LH2_3", "VBRK_LH2" ], [ "DSP_LH3_3", "VBRK_LH3" ], [ "DSP_LH4_3", "VBRK_LH4" ], [ "DSP_LH5_3", "VBRK_LH5" ], [ "DSP_LH6_3", "VBRK_LH6" ], [ "DSP_LH7_3", "VBRK_LH7" ], [ "DSP_LH8_3", "VBRK_LH8" ], [ "DSP_LH9_3", "VBRK_LH9" ], [ "DSP_LH10_3", "VBRK_LH10" ], [ "DSP_LH11_3", "VBRK_LH11" ], [ "DSP_LH12_3", "VBRK_LH12" ], [ "DSP_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_3", "VBRK_NE2A0" ], [ "DSP_NE2A1_3", "VBRK_NE2A1" ], [ "DSP_NE2A2_3", "VBRK_NE2A2" ], [ "DSP_NE2A3_3", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_3", "VBRK_NE4C0" ], [ "DSP_NE4C1_3", "VBRK_NE4C1" ], [ "DSP_NE4C2_3", "VBRK_NE4C2" ], [ "DSP_NE4C3_3", "VBRK_NE4C3" ], [ "DSP_NW2A0_3", "VBRK_NW2A0" ], [ "DSP_NW2A1_3", "VBRK_NW2A1" ], [ "DSP_NW2A2_3", "VBRK_NW2A2" ], [ "DSP_NW2A3_3", "VBRK_NW2A3" ], [ "DSP_NW4A0_3", "VBRK_NW4A0" ], [ "DSP_NW4A1_3", "VBRK_NW4A1" ], [ "DSP_NW4A2_3", "VBRK_NW4A2" ], [ "DSP_NW4A3_3", "VBRK_NW4A3" ], [ "DSP_NW4END0_3", "VBRK_NW4END0" ], [ "DSP_NW4END1_3", "VBRK_NW4END1" ], [ "DSP_NW4END2_3", "VBRK_NW4END2" ], [ "DSP_NW4END3_3", "VBRK_NW4END3" ], [ "DSP_SE2A0_3", "VBRK_SE2A0" ], [ "DSP_SE2A1_3", "VBRK_SE2A1" ], [ "DSP_SE2A2_3", "VBRK_SE2A2" ], [ "DSP_SE2A3_3", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_3", "VBRK_SE4C0" ], [ "DSP_SE4C1_3", "VBRK_SE4C1" ], [ "DSP_SE4C2_3", "VBRK_SE4C2" ], [ "DSP_SE4C3_3", "VBRK_SE4C3" ], [ "DSP_SW2A0_3", "VBRK_SW2A0" ], [ "DSP_SW2A1_3", "VBRK_SW2A1" ], [ "DSP_SW2A2_3", "VBRK_SW2A2" ], [ "DSP_SW2A3_3", "VBRK_SW2A3" ], [ "DSP_SW4A0_3", "VBRK_SW4A0" ], [ "DSP_SW4A1_3", "VBRK_SW4A1" ], [ "DSP_SW4A2_3", "VBRK_SW4A2" ], [ "DSP_SW4A3_3", "VBRK_SW4A3" ], [ "DSP_SW4END0_3", "VBRK_SW4END0" ], [ "DSP_SW4END1_3", "VBRK_SW4END1" ], [ "DSP_SW4END2_3", "VBRK_SW4END2" ], [ "DSP_SW4END3_3", "VBRK_SW4END3" ], [ "DSP_WL1END0_3", "VBRK_WL1END0" ], [ "DSP_WL1END1_3", "VBRK_WL1END1" ], [ "DSP_WL1END2_3", "VBRK_WL1END2" ], [ "DSP_WL1END3_3", "VBRK_WL1END3" ], [ "DSP_WR1END0_3", "VBRK_WR1END0" ], [ "DSP_WR1END1_3", "VBRK_WR1END1" ], [ "DSP_WR1END2_3", "VBRK_WR1END2" ], [ "DSP_WR1END3_3", "VBRK_WR1END3" ], [ "DSP_WW2A0_3", "VBRK_WW2A0" ], [ "DSP_WW2A1_3", "VBRK_WW2A1" ], [ "DSP_WW2A2_3", "VBRK_WW2A2" ], [ "DSP_WW2A3_3", "VBRK_WW2A3" ], [ "DSP_WW2END0_3", "VBRK_WW2END0" ], [ "DSP_WW2END1_3", "VBRK_WW2END1" ], [ "DSP_WW2END2_3", "VBRK_WW2END2" ], [ "DSP_WW2END3_3", "VBRK_WW2END3" ], [ "DSP_WW4A0_3", "VBRK_WW4A0" ], [ "DSP_WW4A1_3", "VBRK_WW4A1" ], [ "DSP_WW4A2_3", "VBRK_WW4A2" ], [ "DSP_WW4A3_3", "VBRK_WW4A3" ], [ "DSP_WW4B0_3", "VBRK_WW4B0" ], [ "DSP_WW4B1_3", "VBRK_WW4B1" ], [ "DSP_WW4B2_3", "VBRK_WW4B2" ], [ "DSP_WW4B3_3", "VBRK_WW4B3" ], [ "DSP_WW4C0_3", "VBRK_WW4C0" ], [ "DSP_WW4C1_3", "VBRK_WW4C1" ], [ "DSP_WW4C2_3", "VBRK_WW4C2" ], [ "DSP_WW4C3_3", "VBRK_WW4C3" ], [ "DSP_WW4END0_3", "VBRK_WW4END0" ], [ "DSP_WW4END1_3", "VBRK_WW4END1" ], [ "DSP_WW4END2_3", "VBRK_WW4END2" ], [ "DSP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "DSP_L", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_2", "VBRK_EE2A0" ], [ "DSP_EE2A1_2", "VBRK_EE2A1" ], [ "DSP_EE2A2_2", "VBRK_EE2A2" ], [ "DSP_EE2A3_2", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_2", "VBRK_EE4A0" ], [ "DSP_EE4A1_2", "VBRK_EE4A1" ], [ "DSP_EE4A2_2", "VBRK_EE4A2" ], [ "DSP_EE4A3_2", "VBRK_EE4A3" ], [ "DSP_EE4B0_2", "VBRK_EE4B0" ], [ "DSP_EE4B1_2", "VBRK_EE4B1" ], [ "DSP_EE4B2_2", "VBRK_EE4B2" ], [ "DSP_EE4B3_2", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_2", "VBRK_EE4C0" ], [ "DSP_EE4C1_2", "VBRK_EE4C1" ], [ "DSP_EE4C2_2", "VBRK_EE4C2" ], [ "DSP_EE4C3_2", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "DSP_LH1_2", "VBRK_LH1" ], [ "DSP_LH2_2", "VBRK_LH2" ], [ "DSP_LH3_2", "VBRK_LH3" ], [ "DSP_LH4_2", "VBRK_LH4" ], [ "DSP_LH5_2", "VBRK_LH5" ], [ "DSP_LH6_2", "VBRK_LH6" ], [ "DSP_LH7_2", "VBRK_LH7" ], [ "DSP_LH8_2", "VBRK_LH8" ], [ "DSP_LH9_2", "VBRK_LH9" ], [ "DSP_LH10_2", "VBRK_LH10" ], [ "DSP_LH11_2", "VBRK_LH11" ], [ "DSP_LH12_2", "VBRK_LH12" ], [ "DSP_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_2", "VBRK_NE2A0" ], [ "DSP_NE2A1_2", "VBRK_NE2A1" ], [ "DSP_NE2A2_2", "VBRK_NE2A2" ], [ "DSP_NE2A3_2", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_2", "VBRK_NE4C0" ], [ "DSP_NE4C1_2", "VBRK_NE4C1" ], [ "DSP_NE4C2_2", "VBRK_NE4C2" ], [ "DSP_NE4C3_2", "VBRK_NE4C3" ], [ "DSP_NW2A0_2", "VBRK_NW2A0" ], [ "DSP_NW2A1_2", "VBRK_NW2A1" ], [ "DSP_NW2A2_2", "VBRK_NW2A2" ], [ "DSP_NW2A3_2", "VBRK_NW2A3" ], [ "DSP_NW4A0_2", "VBRK_NW4A0" ], [ "DSP_NW4A1_2", "VBRK_NW4A1" ], [ "DSP_NW4A2_2", "VBRK_NW4A2" ], [ "DSP_NW4A3_2", "VBRK_NW4A3" ], [ "DSP_NW4END0_2", "VBRK_NW4END0" ], [ "DSP_NW4END1_2", "VBRK_NW4END1" ], [ "DSP_NW4END2_2", "VBRK_NW4END2" ], [ "DSP_NW4END3_2", "VBRK_NW4END3" ], [ "DSP_SE2A0_2", "VBRK_SE2A0" ], [ "DSP_SE2A1_2", "VBRK_SE2A1" ], [ "DSP_SE2A2_2", "VBRK_SE2A2" ], [ "DSP_SE2A3_2", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_2", "VBRK_SE4C0" ], [ "DSP_SE4C1_2", "VBRK_SE4C1" ], [ "DSP_SE4C2_2", "VBRK_SE4C2" ], [ "DSP_SE4C3_2", "VBRK_SE4C3" ], [ "DSP_SW2A0_2", "VBRK_SW2A0" ], [ "DSP_SW2A1_2", "VBRK_SW2A1" ], [ "DSP_SW2A2_2", "VBRK_SW2A2" ], [ "DSP_SW2A3_2", "VBRK_SW2A3" ], [ "DSP_SW4A0_2", "VBRK_SW4A0" ], [ "DSP_SW4A1_2", "VBRK_SW4A1" ], [ "DSP_SW4A2_2", "VBRK_SW4A2" ], [ "DSP_SW4A3_2", "VBRK_SW4A3" ], [ "DSP_SW4END0_2", "VBRK_SW4END0" ], [ "DSP_SW4END1_2", "VBRK_SW4END1" ], [ "DSP_SW4END2_2", "VBRK_SW4END2" ], [ "DSP_SW4END3_2", "VBRK_SW4END3" ], [ "DSP_WL1END0_2", "VBRK_WL1END0" ], [ "DSP_WL1END1_2", "VBRK_WL1END1" ], [ "DSP_WL1END2_2", "VBRK_WL1END2" ], [ "DSP_WL1END3_2", "VBRK_WL1END3" ], [ "DSP_WR1END0_2", "VBRK_WR1END0" ], [ "DSP_WR1END1_2", "VBRK_WR1END1" ], [ "DSP_WR1END2_2", "VBRK_WR1END2" ], [ "DSP_WR1END3_2", "VBRK_WR1END3" ], [ "DSP_WW2A0_2", "VBRK_WW2A0" ], [ "DSP_WW2A1_2", "VBRK_WW2A1" ], [ "DSP_WW2A2_2", "VBRK_WW2A2" ], [ "DSP_WW2A3_2", "VBRK_WW2A3" ], [ "DSP_WW2END0_2", "VBRK_WW2END0" ], [ "DSP_WW2END1_2", "VBRK_WW2END1" ], [ "DSP_WW2END2_2", "VBRK_WW2END2" ], [ "DSP_WW2END3_2", "VBRK_WW2END3" ], [ "DSP_WW4A0_2", "VBRK_WW4A0" ], [ "DSP_WW4A1_2", "VBRK_WW4A1" ], [ "DSP_WW4A2_2", "VBRK_WW4A2" ], [ "DSP_WW4A3_2", "VBRK_WW4A3" ], [ "DSP_WW4B0_2", "VBRK_WW4B0" ], [ "DSP_WW4B1_2", "VBRK_WW4B1" ], [ "DSP_WW4B2_2", "VBRK_WW4B2" ], [ "DSP_WW4B3_2", "VBRK_WW4B3" ], [ "DSP_WW4C0_2", "VBRK_WW4C0" ], [ "DSP_WW4C1_2", "VBRK_WW4C1" ], [ "DSP_WW4C2_2", "VBRK_WW4C2" ], [ "DSP_WW4C3_2", "VBRK_WW4C3" ], [ "DSP_WW4END0_2", "VBRK_WW4END0" ], [ "DSP_WW4END1_2", "VBRK_WW4END1" ], [ "DSP_WW4END2_2", "VBRK_WW4END2" ], [ "DSP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "DSP_L", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_1", "VBRK_EE2A0" ], [ "DSP_EE2A1_1", "VBRK_EE2A1" ], [ "DSP_EE2A2_1", "VBRK_EE2A2" ], [ "DSP_EE2A3_1", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_1", "VBRK_EE4A0" ], [ "DSP_EE4A1_1", "VBRK_EE4A1" ], [ "DSP_EE4A2_1", "VBRK_EE4A2" ], [ "DSP_EE4A3_1", "VBRK_EE4A3" ], [ "DSP_EE4B0_1", "VBRK_EE4B0" ], [ "DSP_EE4B1_1", "VBRK_EE4B1" ], [ "DSP_EE4B2_1", "VBRK_EE4B2" ], [ "DSP_EE4B3_1", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_1", "VBRK_EE4C0" ], [ "DSP_EE4C1_1", "VBRK_EE4C1" ], [ "DSP_EE4C2_1", "VBRK_EE4C2" ], [ "DSP_EE4C3_1", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "DSP_LH1_1", "VBRK_LH1" ], [ "DSP_LH2_1", "VBRK_LH2" ], [ "DSP_LH3_1", "VBRK_LH3" ], [ "DSP_LH4_1", "VBRK_LH4" ], [ "DSP_LH5_1", "VBRK_LH5" ], [ "DSP_LH6_1", "VBRK_LH6" ], [ "DSP_LH7_1", "VBRK_LH7" ], [ "DSP_LH8_1", "VBRK_LH8" ], [ "DSP_LH9_1", "VBRK_LH9" ], [ "DSP_LH10_1", "VBRK_LH10" ], [ "DSP_LH11_1", "VBRK_LH11" ], [ "DSP_LH12_1", "VBRK_LH12" ], [ "DSP_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_1", "VBRK_NE2A0" ], [ "DSP_NE2A1_1", "VBRK_NE2A1" ], [ "DSP_NE2A2_1", "VBRK_NE2A2" ], [ "DSP_NE2A3_1", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_1", "VBRK_NE4C0" ], [ "DSP_NE4C1_1", "VBRK_NE4C1" ], [ "DSP_NE4C2_1", "VBRK_NE4C2" ], [ "DSP_NE4C3_1", "VBRK_NE4C3" ], [ "DSP_NW2A0_1", "VBRK_NW2A0" ], [ "DSP_NW2A1_1", "VBRK_NW2A1" ], [ "DSP_NW2A2_1", "VBRK_NW2A2" ], [ "DSP_NW2A3_1", "VBRK_NW2A3" ], [ "DSP_NW4A0_1", "VBRK_NW4A0" ], [ "DSP_NW4A1_1", "VBRK_NW4A1" ], [ "DSP_NW4A2_1", "VBRK_NW4A2" ], [ "DSP_NW4A3_1", "VBRK_NW4A3" ], [ "DSP_NW4END0_1", "VBRK_NW4END0" ], [ "DSP_NW4END1_1", "VBRK_NW4END1" ], [ "DSP_NW4END2_1", "VBRK_NW4END2" ], [ "DSP_NW4END3_1", "VBRK_NW4END3" ], [ "DSP_SE2A0_1", "VBRK_SE2A0" ], [ "DSP_SE2A1_1", "VBRK_SE2A1" ], [ "DSP_SE2A2_1", "VBRK_SE2A2" ], [ "DSP_SE2A3_1", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_1", "VBRK_SE4C0" ], [ "DSP_SE4C1_1", "VBRK_SE4C1" ], [ "DSP_SE4C2_1", "VBRK_SE4C2" ], [ "DSP_SE4C3_1", "VBRK_SE4C3" ], [ "DSP_SW2A0_1", "VBRK_SW2A0" ], [ "DSP_SW2A1_1", "VBRK_SW2A1" ], [ "DSP_SW2A2_1", "VBRK_SW2A2" ], [ "DSP_SW2A3_1", "VBRK_SW2A3" ], [ "DSP_SW4A0_1", "VBRK_SW4A0" ], [ "DSP_SW4A1_1", "VBRK_SW4A1" ], [ "DSP_SW4A2_1", "VBRK_SW4A2" ], [ "DSP_SW4A3_1", "VBRK_SW4A3" ], [ "DSP_SW4END0_1", "VBRK_SW4END0" ], [ "DSP_SW4END1_1", "VBRK_SW4END1" ], [ "DSP_SW4END2_1", "VBRK_SW4END2" ], [ "DSP_SW4END3_1", "VBRK_SW4END3" ], [ "DSP_WL1END0_1", "VBRK_WL1END0" ], [ "DSP_WL1END1_1", "VBRK_WL1END1" ], [ "DSP_WL1END2_1", "VBRK_WL1END2" ], [ "DSP_WL1END3_1", "VBRK_WL1END3" ], [ "DSP_WR1END0_1", "VBRK_WR1END0" ], [ "DSP_WR1END1_1", "VBRK_WR1END1" ], [ "DSP_WR1END2_1", "VBRK_WR1END2" ], [ "DSP_WR1END3_1", "VBRK_WR1END3" ], [ "DSP_WW2A0_1", "VBRK_WW2A0" ], [ "DSP_WW2A1_1", "VBRK_WW2A1" ], [ "DSP_WW2A2_1", "VBRK_WW2A2" ], [ "DSP_WW2A3_1", "VBRK_WW2A3" ], [ "DSP_WW2END0_1", "VBRK_WW2END0" ], [ "DSP_WW2END1_1", "VBRK_WW2END1" ], [ "DSP_WW2END2_1", "VBRK_WW2END2" ], [ "DSP_WW2END3_1", "VBRK_WW2END3" ], [ "DSP_WW4A0_1", "VBRK_WW4A0" ], [ "DSP_WW4A1_1", "VBRK_WW4A1" ], [ "DSP_WW4A2_1", "VBRK_WW4A2" ], [ "DSP_WW4A3_1", "VBRK_WW4A3" ], [ "DSP_WW4B0_1", "VBRK_WW4B0" ], [ "DSP_WW4B1_1", "VBRK_WW4B1" ], [ "DSP_WW4B2_1", "VBRK_WW4B2" ], [ "DSP_WW4B3_1", "VBRK_WW4B3" ], [ "DSP_WW4C0_1", "VBRK_WW4C0" ], [ "DSP_WW4C1_1", "VBRK_WW4C1" ], [ "DSP_WW4C2_1", "VBRK_WW4C2" ], [ "DSP_WW4C3_1", "VBRK_WW4C3" ], [ "DSP_WW4END0_1", "VBRK_WW4END0" ], [ "DSP_WW4END1_1", "VBRK_WW4END1" ], [ "DSP_WW4END2_1", "VBRK_WW4END2" ], [ "DSP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "DSP_L", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_0", "VBRK_EE2A0" ], [ "DSP_EE2A1_0", "VBRK_EE2A1" ], [ "DSP_EE2A2_0", "VBRK_EE2A2" ], [ "DSP_EE2A3_0", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_0", "VBRK_EE4A0" ], [ "DSP_EE4A1_0", "VBRK_EE4A1" ], [ "DSP_EE4A2_0", "VBRK_EE4A2" ], [ "DSP_EE4A3_0", "VBRK_EE4A3" ], [ "DSP_EE4B0_0", "VBRK_EE4B0" ], [ "DSP_EE4B1_0", "VBRK_EE4B1" ], [ "DSP_EE4B2_0", "VBRK_EE4B2" ], [ "DSP_EE4B3_0", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_0", "VBRK_EE4C0" ], [ "DSP_EE4C1_0", "VBRK_EE4C1" ], [ "DSP_EE4C2_0", "VBRK_EE4C2" ], [ "DSP_EE4C3_0", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "DSP_LH1_0", "VBRK_LH1" ], [ "DSP_LH2_0", "VBRK_LH2" ], [ "DSP_LH3_0", "VBRK_LH3" ], [ "DSP_LH4_0", "VBRK_LH4" ], [ "DSP_LH5_0", "VBRK_LH5" ], [ "DSP_LH6_0", "VBRK_LH6" ], [ "DSP_LH7_0", "VBRK_LH7" ], [ "DSP_LH8_0", "VBRK_LH8" ], [ "DSP_LH9_0", "VBRK_LH9" ], [ "DSP_LH10_0", "VBRK_LH10" ], [ "DSP_LH11_0", "VBRK_LH11" ], [ "DSP_LH12_0", "VBRK_LH12" ], [ "DSP_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_0", "VBRK_NE2A0" ], [ "DSP_NE2A1_0", "VBRK_NE2A1" ], [ "DSP_NE2A2_0", "VBRK_NE2A2" ], [ "DSP_NE2A3_0", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_0", "VBRK_NE4C0" ], [ "DSP_NE4C1_0", "VBRK_NE4C1" ], [ "DSP_NE4C2_0", "VBRK_NE4C2" ], [ "DSP_NE4C3_0", "VBRK_NE4C3" ], [ "DSP_NW2A0_0", "VBRK_NW2A0" ], [ "DSP_NW2A1_0", "VBRK_NW2A1" ], [ "DSP_NW2A2_0", "VBRK_NW2A2" ], [ "DSP_NW2A3_0", "VBRK_NW2A3" ], [ "DSP_NW4A0_0", "VBRK_NW4A0" ], [ "DSP_NW4A1_0", "VBRK_NW4A1" ], [ "DSP_NW4A2_0", "VBRK_NW4A2" ], [ "DSP_NW4A3_0", "VBRK_NW4A3" ], [ "DSP_NW4END0_0", "VBRK_NW4END0" ], [ "DSP_NW4END1_0", "VBRK_NW4END1" ], [ "DSP_NW4END2_0", "VBRK_NW4END2" ], [ "DSP_NW4END3_0", "VBRK_NW4END3" ], [ "DSP_SE2A0_0", "VBRK_SE2A0" ], [ "DSP_SE2A1_0", "VBRK_SE2A1" ], [ "DSP_SE2A2_0", "VBRK_SE2A2" ], [ "DSP_SE2A3_0", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_0", "VBRK_SE4C0" ], [ "DSP_SE4C1_0", "VBRK_SE4C1" ], [ "DSP_SE4C2_0", "VBRK_SE4C2" ], [ "DSP_SE4C3_0", "VBRK_SE4C3" ], [ "DSP_SW2A0_0", "VBRK_SW2A0" ], [ "DSP_SW2A1_0", "VBRK_SW2A1" ], [ "DSP_SW2A2_0", "VBRK_SW2A2" ], [ "DSP_SW2A3_0", "VBRK_SW2A3" ], [ "DSP_SW4A0_0", "VBRK_SW4A0" ], [ "DSP_SW4A1_0", "VBRK_SW4A1" ], [ "DSP_SW4A2_0", "VBRK_SW4A2" ], [ "DSP_SW4A3_0", "VBRK_SW4A3" ], [ "DSP_SW4END0_0", "VBRK_SW4END0" ], [ "DSP_SW4END1_0", "VBRK_SW4END1" ], [ "DSP_SW4END2_0", "VBRK_SW4END2" ], [ "DSP_SW4END3_0", "VBRK_SW4END3" ], [ "DSP_WL1END0_0", "VBRK_WL1END0" ], [ "DSP_WL1END1_0", "VBRK_WL1END1" ], [ "DSP_WL1END2_0", "VBRK_WL1END2" ], [ "DSP_WL1END3_0", "VBRK_WL1END3" ], [ "DSP_WR1END0_0", "VBRK_WR1END0" ], [ "DSP_WR1END1_0", "VBRK_WR1END1" ], [ "DSP_WR1END2_0", "VBRK_WR1END2" ], [ "DSP_WR1END3_0", "VBRK_WR1END3" ], [ "DSP_WW2A0_0", "VBRK_WW2A0" ], [ "DSP_WW2A1_0", "VBRK_WW2A1" ], [ "DSP_WW2A2_0", "VBRK_WW2A2" ], [ "DSP_WW2A3_0", "VBRK_WW2A3" ], [ "DSP_WW2END0_0", "VBRK_WW2END0" ], [ "DSP_WW2END1_0", "VBRK_WW2END1" ], [ "DSP_WW2END2_0", "VBRK_WW2END2" ], [ "DSP_WW2END3_0", "VBRK_WW2END3" ], [ "DSP_WW4A0_0", "VBRK_WW4A0" ], [ "DSP_WW4A1_0", "VBRK_WW4A1" ], [ "DSP_WW4A2_0", "VBRK_WW4A2" ], [ "DSP_WW4A3_0", "VBRK_WW4A3" ], [ "DSP_WW4B0_0", "VBRK_WW4B0" ], [ "DSP_WW4B1_0", "VBRK_WW4B1" ], [ "DSP_WW4B2_0", "VBRK_WW4B2" ], [ "DSP_WW4B3_0", "VBRK_WW4B3" ], [ "DSP_WW4C0_0", "VBRK_WW4C0" ], [ "DSP_WW4C1_0", "VBRK_WW4C1" ], [ "DSP_WW4C2_0", "VBRK_WW4C2" ], [ "DSP_WW4C3_0", "VBRK_WW4C3" ], [ "DSP_WW4END0_0", "VBRK_WW4END0" ], [ "DSP_WW4END1_0", "VBRK_WW4END1" ], [ "DSP_WW4END2_0", "VBRK_WW4END2" ], [ "DSP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, 5 ], "tile_types": [ "DSP_R", "DSP_R" ], "wire_pairs": [ [ "DSP_0_ACIN0", "DSP_ACOUT0" ], [ "DSP_0_ACIN1", "DSP_ACOUT1" ], [ "DSP_0_ACIN2", "DSP_ACOUT2" ], [ "DSP_0_ACIN3", "DSP_ACOUT3" ], [ "DSP_0_ACIN4", "DSP_ACOUT4" ], [ "DSP_0_ACIN5", "DSP_ACOUT5" ], [ "DSP_0_ACIN6", "DSP_ACOUT6" ], [ "DSP_0_ACIN7", "DSP_ACOUT7" ], [ "DSP_0_ACIN8", "DSP_ACOUT8" ], [ "DSP_0_ACIN9", "DSP_ACOUT9" ], [ "DSP_0_ACIN10", "DSP_ACOUT10" ], [ "DSP_0_ACIN11", "DSP_ACOUT11" ], [ "DSP_0_ACIN12", "DSP_ACOUT12" ], [ "DSP_0_ACIN13", "DSP_ACOUT13" ], [ "DSP_0_ACIN14", "DSP_ACOUT14" ], [ "DSP_0_ACIN15", "DSP_ACOUT15" ], [ "DSP_0_ACIN16", "DSP_ACOUT16" ], [ "DSP_0_ACIN17", "DSP_ACOUT17" ], [ "DSP_0_ACIN18", "DSP_ACOUT18" ], [ "DSP_0_ACIN19", "DSP_ACOUT19" ], [ "DSP_0_ACIN20", "DSP_ACOUT20" ], [ "DSP_0_ACIN21", "DSP_ACOUT21" ], [ "DSP_0_ACIN22", "DSP_ACOUT22" ], [ "DSP_0_ACIN23", "DSP_ACOUT23" ], [ "DSP_0_ACIN24", "DSP_ACOUT24" ], [ "DSP_0_ACIN25", "DSP_ACOUT25" ], [ "DSP_0_ACIN26", "DSP_ACOUT26" ], [ "DSP_0_ACIN27", "DSP_ACOUT27" ], [ "DSP_0_ACIN28", "DSP_ACOUT28" ], [ "DSP_0_ACIN29", "DSP_ACOUT29" ], [ "DSP_0_BCIN0", "DSP_BCOUT0" ], [ "DSP_0_BCIN1", "DSP_BCOUT1" ], [ "DSP_0_BCIN2", "DSP_BCOUT2" ], [ "DSP_0_BCIN3", "DSP_BCOUT3" ], [ "DSP_0_BCIN4", "DSP_BCOUT4" ], [ "DSP_0_BCIN5", "DSP_BCOUT5" ], [ "DSP_0_BCIN6", "DSP_BCOUT6" ], [ "DSP_0_BCIN7", "DSP_BCOUT7" ], [ "DSP_0_BCIN8", "DSP_BCOUT8" ], [ "DSP_0_BCIN9", "DSP_BCOUT9" ], [ "DSP_0_BCIN10", "DSP_BCOUT10" ], [ "DSP_0_BCIN11", "DSP_BCOUT11" ], [ "DSP_0_BCIN12", "DSP_BCOUT12" ], [ "DSP_0_BCIN13", "DSP_BCOUT13" ], [ "DSP_0_BCIN14", "DSP_BCOUT14" ], [ "DSP_0_BCIN15", "DSP_BCOUT15" ], [ "DSP_0_BCIN16", "DSP_BCOUT16" ], [ "DSP_0_BCIN17", "DSP_BCOUT17" ], [ "DSP_0_CARRYCASCIN", "DSP_CARRYCASCOUT" ], [ "DSP_0_MULTSIGNIN", "DSP_MULTSIGNOUT" ], [ "DSP_0_PCIN0", "DSP_PCOUT0" ], [ "DSP_0_PCIN1", "DSP_PCOUT1" ], [ "DSP_0_PCIN2", "DSP_PCOUT2" ], [ "DSP_0_PCIN3", "DSP_PCOUT3" ], [ "DSP_0_PCIN4", "DSP_PCOUT4" ], [ "DSP_0_PCIN5", "DSP_PCOUT5" ], [ "DSP_0_PCIN6", "DSP_PCOUT6" ], [ "DSP_0_PCIN7", "DSP_PCOUT7" ], [ "DSP_0_PCIN8", "DSP_PCOUT8" ], [ "DSP_0_PCIN9", "DSP_PCOUT9" ], [ "DSP_0_PCIN10", "DSP_PCOUT10" ], [ "DSP_0_PCIN11", "DSP_PCOUT11" ], [ "DSP_0_PCIN12", "DSP_PCOUT12" ], [ "DSP_0_PCIN13", "DSP_PCOUT13" ], [ "DSP_0_PCIN14", "DSP_PCOUT14" ], [ "DSP_0_PCIN15", "DSP_PCOUT15" ], [ "DSP_0_PCIN16", "DSP_PCOUT16" ], [ "DSP_0_PCIN17", "DSP_PCOUT17" ], [ "DSP_0_PCIN18", "DSP_PCOUT18" ], [ "DSP_0_PCIN19", "DSP_PCOUT19" ], [ "DSP_0_PCIN20", "DSP_PCOUT20" ], [ "DSP_0_PCIN21", "DSP_PCOUT21" ], [ "DSP_0_PCIN22", "DSP_PCOUT22" ], [ "DSP_0_PCIN23", "DSP_PCOUT23" ], [ "DSP_0_PCIN24", "DSP_PCOUT24" ], [ "DSP_0_PCIN25", "DSP_PCOUT25" ], [ "DSP_0_PCIN26", "DSP_PCOUT26" ], [ "DSP_0_PCIN27", "DSP_PCOUT27" ], [ "DSP_0_PCIN28", "DSP_PCOUT28" ], [ "DSP_0_PCIN29", "DSP_PCOUT29" ], [ "DSP_0_PCIN30", "DSP_PCOUT30" ], [ "DSP_0_PCIN31", "DSP_PCOUT31" ], [ "DSP_0_PCIN32", "DSP_PCOUT32" ], [ "DSP_0_PCIN33", "DSP_PCOUT33" ], [ "DSP_0_PCIN34", "DSP_PCOUT34" ], [ "DSP_0_PCIN35", "DSP_PCOUT35" ], [ "DSP_0_PCIN36", "DSP_PCOUT36" ], [ "DSP_0_PCIN37", "DSP_PCOUT37" ], [ "DSP_0_PCIN38", "DSP_PCOUT38" ], [ "DSP_0_PCIN39", "DSP_PCOUT39" ], [ "DSP_0_PCIN40", "DSP_PCOUT40" ], [ "DSP_0_PCIN41", "DSP_PCOUT41" ], [ "DSP_0_PCIN42", "DSP_PCOUT42" ], [ "DSP_0_PCIN43", "DSP_PCOUT43" ], [ "DSP_0_PCIN44", "DSP_PCOUT44" ], [ "DSP_0_PCIN45", "DSP_PCOUT45" ], [ "DSP_0_PCIN46", "DSP_PCOUT46" ], [ "DSP_0_PCIN47", "DSP_PCOUT47" ] ] }, { "grid_deltas": [ 0, -5 ], "tile_types": [ "DSP_R", "HCLK_DSP_R" ], "wire_pairs": [ [ "DSP_ACOUT0", "HCLK_DSP_ACIN0" ], [ "DSP_ACOUT1", "HCLK_DSP_ACIN1" ], [ "DSP_ACOUT2", "HCLK_DSP_ACIN2" ], [ "DSP_ACOUT3", "HCLK_DSP_ACIN3" ], [ "DSP_ACOUT4", "HCLK_DSP_ACIN4" ], [ "DSP_ACOUT5", "HCLK_DSP_ACIN5" ], [ "DSP_ACOUT6", "HCLK_DSP_ACIN6" ], [ "DSP_ACOUT7", "HCLK_DSP_ACIN7" ], [ "DSP_ACOUT8", "HCLK_DSP_ACIN8" ], [ "DSP_ACOUT9", "HCLK_DSP_ACIN9" ], [ "DSP_ACOUT10", "HCLK_DSP_ACIN10" ], [ "DSP_ACOUT11", "HCLK_DSP_ACIN11" ], [ "DSP_ACOUT12", "HCLK_DSP_ACIN12" ], [ "DSP_ACOUT13", "HCLK_DSP_ACIN13" ], [ "DSP_ACOUT14", "HCLK_DSP_ACIN14" ], [ "DSP_ACOUT15", "HCLK_DSP_ACIN15" ], [ "DSP_ACOUT16", "HCLK_DSP_ACIN16" ], [ "DSP_ACOUT17", "HCLK_DSP_ACIN17" ], [ "DSP_ACOUT18", "HCLK_DSP_ACIN18" ], [ "DSP_ACOUT19", "HCLK_DSP_ACIN19" ], [ "DSP_ACOUT20", "HCLK_DSP_ACIN20" ], [ "DSP_ACOUT21", "HCLK_DSP_ACIN21" ], [ "DSP_ACOUT22", "HCLK_DSP_ACIN22" ], [ "DSP_ACOUT23", "HCLK_DSP_ACIN23" ], [ "DSP_ACOUT24", "HCLK_DSP_ACIN24" ], [ "DSP_ACOUT25", "HCLK_DSP_ACIN25" ], [ "DSP_ACOUT26", "HCLK_DSP_ACIN26" ], [ "DSP_ACOUT27", "HCLK_DSP_ACIN27" ], [ "DSP_ACOUT28", "HCLK_DSP_ACIN28" ], [ "DSP_ACOUT29", "HCLK_DSP_ACIN29" ], [ "DSP_BCOUT0", "HCLK_DSP_BCIN0" ], [ "DSP_BCOUT1", "HCLK_DSP_BCIN1" ], [ "DSP_BCOUT2", "HCLK_DSP_BCIN2" ], [ "DSP_BCOUT3", "HCLK_DSP_BCIN3" ], [ "DSP_BCOUT4", "HCLK_DSP_BCIN4" ], [ "DSP_BCOUT5", "HCLK_DSP_BCIN5" ], [ "DSP_BCOUT6", "HCLK_DSP_BCIN6" ], [ "DSP_BCOUT7", "HCLK_DSP_BCIN7" ], [ "DSP_BCOUT8", "HCLK_DSP_BCIN8" ], [ "DSP_BCOUT9", "HCLK_DSP_BCIN9" ], [ "DSP_BCOUT10", "HCLK_DSP_BCIN10" ], [ "DSP_BCOUT11", "HCLK_DSP_BCIN11" ], [ "DSP_BCOUT12", "HCLK_DSP_BCIN12" ], [ "DSP_BCOUT13", "HCLK_DSP_BCIN13" ], [ "DSP_BCOUT14", "HCLK_DSP_BCIN14" ], [ "DSP_BCOUT15", "HCLK_DSP_BCIN15" ], [ "DSP_BCOUT16", "HCLK_DSP_BCIN16" ], [ "DSP_BCOUT17", "HCLK_DSP_BCIN17" ], [ "DSP_CARRYCASCOUT", "HCLK_DSP_CARRYCASCIN" ], [ "DSP_MULTSIGNOUT", "HCLK_DSP_MULTSIGNIN" ], [ "DSP_PCOUT0", "HCLK_DSP_PCIN0" ], [ "DSP_PCOUT1", "HCLK_DSP_PCIN1" ], [ "DSP_PCOUT2", "HCLK_DSP_PCIN2" ], [ "DSP_PCOUT3", "HCLK_DSP_PCIN3" ], [ "DSP_PCOUT4", "HCLK_DSP_PCIN4" ], [ "DSP_PCOUT5", "HCLK_DSP_PCIN5" ], [ "DSP_PCOUT6", "HCLK_DSP_PCIN6" ], [ "DSP_PCOUT7", "HCLK_DSP_PCIN7" ], [ "DSP_PCOUT8", "HCLK_DSP_PCIN8" ], [ "DSP_PCOUT9", "HCLK_DSP_PCIN9" ], [ "DSP_PCOUT10", "HCLK_DSP_PCIN10" ], [ "DSP_PCOUT11", "HCLK_DSP_PCIN11" ], [ "DSP_PCOUT12", "HCLK_DSP_PCIN12" ], [ "DSP_PCOUT13", "HCLK_DSP_PCIN13" ], [ "DSP_PCOUT14", "HCLK_DSP_PCIN14" ], [ "DSP_PCOUT15", "HCLK_DSP_PCIN15" ], [ "DSP_PCOUT16", "HCLK_DSP_PCIN16" ], [ "DSP_PCOUT17", "HCLK_DSP_PCIN17" ], [ "DSP_PCOUT18", "HCLK_DSP_PCIN18" ], [ "DSP_PCOUT19", "HCLK_DSP_PCIN19" ], [ "DSP_PCOUT20", "HCLK_DSP_PCIN20" ], [ "DSP_PCOUT21", "HCLK_DSP_PCIN21" ], [ "DSP_PCOUT22", "HCLK_DSP_PCIN22" ], [ "DSP_PCOUT23", "HCLK_DSP_PCIN23" ], [ "DSP_PCOUT24", "HCLK_DSP_PCIN24" ], [ "DSP_PCOUT25", "HCLK_DSP_PCIN25" ], [ "DSP_PCOUT26", "HCLK_DSP_PCIN26" ], [ "DSP_PCOUT27", "HCLK_DSP_PCIN27" ], [ "DSP_PCOUT28", "HCLK_DSP_PCIN28" ], [ "DSP_PCOUT29", "HCLK_DSP_PCIN29" ], [ "DSP_PCOUT30", "HCLK_DSP_PCIN30" ], [ "DSP_PCOUT31", "HCLK_DSP_PCIN31" ], [ "DSP_PCOUT32", "HCLK_DSP_PCIN32" ], [ "DSP_PCOUT33", "HCLK_DSP_PCIN33" ], [ "DSP_PCOUT34", "HCLK_DSP_PCIN34" ], [ "DSP_PCOUT35", "HCLK_DSP_PCIN35" ], [ "DSP_PCOUT36", "HCLK_DSP_PCIN36" ], [ "DSP_PCOUT37", "HCLK_DSP_PCIN37" ], [ "DSP_PCOUT38", "HCLK_DSP_PCIN38" ], [ "DSP_PCOUT39", "HCLK_DSP_PCIN39" ], [ "DSP_PCOUT40", "HCLK_DSP_PCIN40" ], [ "DSP_PCOUT41", "HCLK_DSP_PCIN41" ], [ "DSP_PCOUT42", "HCLK_DSP_PCIN42" ], [ "DSP_PCOUT43", "HCLK_DSP_PCIN43" ], [ "DSP_PCOUT44", "HCLK_DSP_PCIN44" ], [ "DSP_PCOUT45", "HCLK_DSP_PCIN45" ], [ "DSP_PCOUT46", "HCLK_DSP_PCIN46" ], [ "DSP_PCOUT47", "HCLK_DSP_PCIN47" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "DSP_R", "HCLK_DSP_R" ], "wire_pairs": [ [ "DSP_0_ACIN0", "HCLK_DSP_ACIN0" ], [ "DSP_0_ACIN1", "HCLK_DSP_ACIN1" ], [ "DSP_0_ACIN2", "HCLK_DSP_ACIN2" ], [ "DSP_0_ACIN3", "HCLK_DSP_ACIN3" ], [ "DSP_0_ACIN4", "HCLK_DSP_ACIN4" ], [ "DSP_0_ACIN5", "HCLK_DSP_ACIN5" ], [ "DSP_0_ACIN6", "HCLK_DSP_ACIN6" ], [ "DSP_0_ACIN7", "HCLK_DSP_ACIN7" ], [ "DSP_0_ACIN8", "HCLK_DSP_ACIN8" ], [ "DSP_0_ACIN9", "HCLK_DSP_ACIN9" ], [ "DSP_0_ACIN10", "HCLK_DSP_ACIN10" ], [ "DSP_0_ACIN11", "HCLK_DSP_ACIN11" ], [ "DSP_0_ACIN12", "HCLK_DSP_ACIN12" ], [ "DSP_0_ACIN13", "HCLK_DSP_ACIN13" ], [ "DSP_0_ACIN14", "HCLK_DSP_ACIN14" ], [ "DSP_0_ACIN15", "HCLK_DSP_ACIN15" ], [ "DSP_0_ACIN16", "HCLK_DSP_ACIN16" ], [ "DSP_0_ACIN17", "HCLK_DSP_ACIN17" ], [ "DSP_0_ACIN18", "HCLK_DSP_ACIN18" ], [ "DSP_0_ACIN19", "HCLK_DSP_ACIN19" ], [ "DSP_0_ACIN20", "HCLK_DSP_ACIN20" ], [ "DSP_0_ACIN21", "HCLK_DSP_ACIN21" ], [ "DSP_0_ACIN22", "HCLK_DSP_ACIN22" ], [ "DSP_0_ACIN23", "HCLK_DSP_ACIN23" ], [ "DSP_0_ACIN24", "HCLK_DSP_ACIN24" ], [ "DSP_0_ACIN25", "HCLK_DSP_ACIN25" ], [ "DSP_0_ACIN26", "HCLK_DSP_ACIN26" ], [ "DSP_0_ACIN27", "HCLK_DSP_ACIN27" ], [ "DSP_0_ACIN28", "HCLK_DSP_ACIN28" ], [ "DSP_0_ACIN29", "HCLK_DSP_ACIN29" ], [ "DSP_0_BCIN0", "HCLK_DSP_BCIN0" ], [ "DSP_0_BCIN1", "HCLK_DSP_BCIN1" ], [ "DSP_0_BCIN2", "HCLK_DSP_BCIN2" ], [ "DSP_0_BCIN3", "HCLK_DSP_BCIN3" ], [ "DSP_0_BCIN4", "HCLK_DSP_BCIN4" ], [ "DSP_0_BCIN5", "HCLK_DSP_BCIN5" ], [ "DSP_0_BCIN6", "HCLK_DSP_BCIN6" ], [ "DSP_0_BCIN7", "HCLK_DSP_BCIN7" ], [ "DSP_0_BCIN8", "HCLK_DSP_BCIN8" ], [ "DSP_0_BCIN9", "HCLK_DSP_BCIN9" ], [ "DSP_0_BCIN10", "HCLK_DSP_BCIN10" ], [ "DSP_0_BCIN11", "HCLK_DSP_BCIN11" ], [ "DSP_0_BCIN12", "HCLK_DSP_BCIN12" ], [ "DSP_0_BCIN13", "HCLK_DSP_BCIN13" ], [ "DSP_0_BCIN14", "HCLK_DSP_BCIN14" ], [ "DSP_0_BCIN15", "HCLK_DSP_BCIN15" ], [ "DSP_0_BCIN16", "HCLK_DSP_BCIN16" ], [ "DSP_0_BCIN17", "HCLK_DSP_BCIN17" ], [ "DSP_0_CARRYCASCIN", "HCLK_DSP_CARRYCASCIN" ], [ "DSP_0_MULTSIGNIN", "HCLK_DSP_MULTSIGNIN" ], [ "DSP_0_PCIN0", "HCLK_DSP_PCIN0" ], [ "DSP_0_PCIN1", "HCLK_DSP_PCIN1" ], [ "DSP_0_PCIN2", "HCLK_DSP_PCIN2" ], [ "DSP_0_PCIN3", "HCLK_DSP_PCIN3" ], [ "DSP_0_PCIN4", "HCLK_DSP_PCIN4" ], [ "DSP_0_PCIN5", "HCLK_DSP_PCIN5" ], [ "DSP_0_PCIN6", "HCLK_DSP_PCIN6" ], [ "DSP_0_PCIN7", "HCLK_DSP_PCIN7" ], [ "DSP_0_PCIN8", "HCLK_DSP_PCIN8" ], [ "DSP_0_PCIN9", "HCLK_DSP_PCIN9" ], [ "DSP_0_PCIN10", "HCLK_DSP_PCIN10" ], [ "DSP_0_PCIN11", "HCLK_DSP_PCIN11" ], [ "DSP_0_PCIN12", "HCLK_DSP_PCIN12" ], [ "DSP_0_PCIN13", "HCLK_DSP_PCIN13" ], [ "DSP_0_PCIN14", "HCLK_DSP_PCIN14" ], [ "DSP_0_PCIN15", "HCLK_DSP_PCIN15" ], [ "DSP_0_PCIN16", "HCLK_DSP_PCIN16" ], [ "DSP_0_PCIN17", "HCLK_DSP_PCIN17" ], [ "DSP_0_PCIN18", "HCLK_DSP_PCIN18" ], [ "DSP_0_PCIN19", "HCLK_DSP_PCIN19" ], [ "DSP_0_PCIN20", "HCLK_DSP_PCIN20" ], [ "DSP_0_PCIN21", "HCLK_DSP_PCIN21" ], [ "DSP_0_PCIN22", "HCLK_DSP_PCIN22" ], [ "DSP_0_PCIN23", "HCLK_DSP_PCIN23" ], [ "DSP_0_PCIN24", "HCLK_DSP_PCIN24" ], [ "DSP_0_PCIN25", "HCLK_DSP_PCIN25" ], [ "DSP_0_PCIN26", "HCLK_DSP_PCIN26" ], [ "DSP_0_PCIN27", "HCLK_DSP_PCIN27" ], [ "DSP_0_PCIN28", "HCLK_DSP_PCIN28" ], [ "DSP_0_PCIN29", "HCLK_DSP_PCIN29" ], [ "DSP_0_PCIN30", "HCLK_DSP_PCIN30" ], [ "DSP_0_PCIN31", "HCLK_DSP_PCIN31" ], [ "DSP_0_PCIN32", "HCLK_DSP_PCIN32" ], [ "DSP_0_PCIN33", "HCLK_DSP_PCIN33" ], [ "DSP_0_PCIN34", "HCLK_DSP_PCIN34" ], [ "DSP_0_PCIN35", "HCLK_DSP_PCIN35" ], [ "DSP_0_PCIN36", "HCLK_DSP_PCIN36" ], [ "DSP_0_PCIN37", "HCLK_DSP_PCIN37" ], [ "DSP_0_PCIN38", "HCLK_DSP_PCIN38" ], [ "DSP_0_PCIN39", "HCLK_DSP_PCIN39" ], [ "DSP_0_PCIN40", "HCLK_DSP_PCIN40" ], [ "DSP_0_PCIN41", "HCLK_DSP_PCIN41" ], [ "DSP_0_PCIN42", "HCLK_DSP_PCIN42" ], [ "DSP_0_PCIN43", "HCLK_DSP_PCIN43" ], [ "DSP_0_PCIN44", "HCLK_DSP_PCIN44" ], [ "DSP_0_PCIN45", "HCLK_DSP_PCIN45" ], [ "DSP_0_PCIN46", "HCLK_DSP_PCIN46" ], [ "DSP_0_PCIN47", "HCLK_DSP_PCIN47" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "DSP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "DSP_BYP0_4", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_4", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_4", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_4", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_4", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_4", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_4", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_4", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_4", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_4", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_4", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_4", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_4", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_4", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_4", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_4", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_4", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_4", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_4", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_4", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_4", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_4", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_4", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_4", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_4", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_4", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_4", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_4", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_4", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_4", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_4", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_4", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_4", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_4", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_4", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_4", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_4", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_4", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_4", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_4", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_4", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_4", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_4", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_4", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_4", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_4", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_4", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_4", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_4", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_4", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_4", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_4", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_4", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_4", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_4", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_4", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_4", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_4", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_4", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_4", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_4", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_4", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_4", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_4", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_4", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_4", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_4", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_4", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_4", "INT_INTERFACE_LH1" ], [ "DSP_LH2_4", "INT_INTERFACE_LH2" ], [ "DSP_LH3_4", "INT_INTERFACE_LH3" ], [ "DSP_LH4_4", "INT_INTERFACE_LH4" ], [ "DSP_LH5_4", "INT_INTERFACE_LH5" ], [ "DSP_LH6_4", "INT_INTERFACE_LH6" ], [ "DSP_LH7_4", "INT_INTERFACE_LH7" ], [ "DSP_LH8_4", "INT_INTERFACE_LH8" ], [ "DSP_LH9_4", "INT_INTERFACE_LH9" ], [ "DSP_LH10_4", "INT_INTERFACE_LH10" ], [ "DSP_LH11_4", "INT_INTERFACE_LH11" ], [ "DSP_LH12_4", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_4", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "DSP_LOGIC_OUTS_B1_4", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "DSP_LOGIC_OUTS_B2_4", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "DSP_LOGIC_OUTS_B3_4", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "DSP_LOGIC_OUTS_B4_4", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "DSP_LOGIC_OUTS_B5_4", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "DSP_LOGIC_OUTS_B6_4", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "DSP_LOGIC_OUTS_B7_4", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "DSP_LOGIC_OUTS_B8_4", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "DSP_LOGIC_OUTS_B9_4", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "DSP_LOGIC_OUTS_B10_4", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "DSP_LOGIC_OUTS_B11_4", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "DSP_LOGIC_OUTS_B12_4", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "DSP_LOGIC_OUTS_B13_4", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "DSP_LOGIC_OUTS_B14_4", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "DSP_LOGIC_OUTS_B15_4", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "DSP_LOGIC_OUTS_B16_4", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "DSP_LOGIC_OUTS_B17_4", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "DSP_LOGIC_OUTS_B18_4", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "DSP_LOGIC_OUTS_B19_4", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "DSP_LOGIC_OUTS_B20_4", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "DSP_LOGIC_OUTS_B21_4", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "DSP_LOGIC_OUTS_B22_4", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "DSP_LOGIC_OUTS_B23_4", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "DSP_MONITOR_N_4", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_4", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "DSP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "DSP_BYP0_3", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_3", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_3", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_3", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_3", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_3", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_3", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_3", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_3", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_3", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_3", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_3", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_3", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_3", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_3", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_3", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_3", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_3", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_3", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_3", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_3", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_3", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_3", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_3", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_3", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_3", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_3", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_3", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_3", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_3", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_3", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_3", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_3", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_3", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_3", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_3", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_3", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_3", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_3", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_3", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_3", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_3", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_3", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_3", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_3", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_3", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_3", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_3", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_3", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_3", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_3", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_3", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_3", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_3", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_3", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_3", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_3", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_3", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_3", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_3", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_3", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_3", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_3", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_3", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_3", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_3", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_3", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_3", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_3", "INT_INTERFACE_LH1" ], [ "DSP_LH2_3", "INT_INTERFACE_LH2" ], [ "DSP_LH3_3", "INT_INTERFACE_LH3" ], [ "DSP_LH4_3", "INT_INTERFACE_LH4" ], [ "DSP_LH5_3", "INT_INTERFACE_LH5" ], [ "DSP_LH6_3", "INT_INTERFACE_LH6" ], [ "DSP_LH7_3", "INT_INTERFACE_LH7" ], [ "DSP_LH8_3", "INT_INTERFACE_LH8" ], [ "DSP_LH9_3", "INT_INTERFACE_LH9" ], [ "DSP_LH10_3", "INT_INTERFACE_LH10" ], [ "DSP_LH11_3", "INT_INTERFACE_LH11" ], [ "DSP_LH12_3", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_3", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "DSP_LOGIC_OUTS_B1_3", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "DSP_LOGIC_OUTS_B2_3", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "DSP_LOGIC_OUTS_B3_3", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "DSP_LOGIC_OUTS_B4_3", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "DSP_LOGIC_OUTS_B5_3", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "DSP_LOGIC_OUTS_B6_3", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "DSP_LOGIC_OUTS_B7_3", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "DSP_LOGIC_OUTS_B8_3", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "DSP_LOGIC_OUTS_B10_3", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "DSP_LOGIC_OUTS_B11_3", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "DSP_LOGIC_OUTS_B14_3", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "DSP_LOGIC_OUTS_B15_3", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "DSP_LOGIC_OUTS_B16_3", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "DSP_LOGIC_OUTS_B17_3", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "DSP_LOGIC_OUTS_B18_3", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "DSP_LOGIC_OUTS_B19_3", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "DSP_LOGIC_OUTS_B20_3", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "DSP_LOGIC_OUTS_B21_3", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "DSP_LOGIC_OUTS_B22_3", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "DSP_LOGIC_OUTS_B23_3", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "DSP_MONITOR_N_3", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_3", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "DSP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "DSP_BYP0_2", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_2", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_2", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_2", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_2", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_2", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_2", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_2", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_2", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_2", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_2", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_2", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_2", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_2", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_2", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_2", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_2", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_2", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_2", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_2", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_2", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_2", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_2", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_2", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_2", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_2", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_2", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_2", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_2", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_2", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_2", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_2", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_2", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_2", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_2", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_2", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_2", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_2", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_2", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_2", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_2", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_2", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_2", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_2", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_2", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_2", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_2", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_2", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_2", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_2", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_2", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_2", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_2", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_2", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_2", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_2", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_2", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_2", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_2", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_2", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_2", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_2", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_2", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_2", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_2", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_2", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_2", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_2", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_2", "INT_INTERFACE_LH1" ], [ "DSP_LH2_2", "INT_INTERFACE_LH2" ], [ "DSP_LH3_2", "INT_INTERFACE_LH3" ], [ "DSP_LH4_2", "INT_INTERFACE_LH4" ], [ "DSP_LH5_2", "INT_INTERFACE_LH5" ], [ "DSP_LH6_2", "INT_INTERFACE_LH6" ], [ "DSP_LH7_2", "INT_INTERFACE_LH7" ], [ "DSP_LH8_2", "INT_INTERFACE_LH8" ], [ "DSP_LH9_2", "INT_INTERFACE_LH9" ], [ "DSP_LH10_2", "INT_INTERFACE_LH10" ], [ "DSP_LH11_2", "INT_INTERFACE_LH11" ], [ "DSP_LH12_2", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_2", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "DSP_LOGIC_OUTS_B1_2", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "DSP_LOGIC_OUTS_B2_2", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "DSP_LOGIC_OUTS_B3_2", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "DSP_LOGIC_OUTS_B4_2", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "DSP_LOGIC_OUTS_B5_2", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "DSP_LOGIC_OUTS_B6_2", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "DSP_LOGIC_OUTS_B7_2", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "DSP_LOGIC_OUTS_B8_2", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "DSP_LOGIC_OUTS_B9_2", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "DSP_LOGIC_OUTS_B10_2", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "DSP_LOGIC_OUTS_B11_2", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "DSP_LOGIC_OUTS_B13_2", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "DSP_LOGIC_OUTS_B14_2", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "DSP_LOGIC_OUTS_B15_2", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "DSP_LOGIC_OUTS_B16_2", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "DSP_LOGIC_OUTS_B17_2", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "DSP_LOGIC_OUTS_B18_2", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "DSP_LOGIC_OUTS_B19_2", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "DSP_LOGIC_OUTS_B20_2", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "DSP_LOGIC_OUTS_B21_2", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "DSP_LOGIC_OUTS_B22_2", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "DSP_LOGIC_OUTS_B23_2", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "DSP_MONITOR_N_2", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_2", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "DSP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "DSP_BYP0_1", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_1", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_1", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_1", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_1", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_1", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_1", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_1", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_1", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_1", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_1", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_1", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_1", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_1", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_1", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_1", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_1", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_1", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_1", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_1", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_1", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_1", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_1", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_1", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_1", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_1", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_1", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_1", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_1", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_1", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_1", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_1", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_1", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_1", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_1", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_1", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_1", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_1", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_1", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_1", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_1", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_1", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_1", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_1", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_1", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_1", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_1", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_1", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_1", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_1", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_1", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_1", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_1", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_1", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_1", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_1", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_1", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_1", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_1", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_1", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_1", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_1", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_1", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_1", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_1", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_1", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_1", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_1", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_1", "INT_INTERFACE_LH1" ], [ "DSP_LH2_1", "INT_INTERFACE_LH2" ], [ "DSP_LH3_1", "INT_INTERFACE_LH3" ], [ "DSP_LH4_1", "INT_INTERFACE_LH4" ], [ "DSP_LH5_1", "INT_INTERFACE_LH5" ], [ "DSP_LH6_1", "INT_INTERFACE_LH6" ], [ "DSP_LH7_1", "INT_INTERFACE_LH7" ], [ "DSP_LH8_1", "INT_INTERFACE_LH8" ], [ "DSP_LH9_1", "INT_INTERFACE_LH9" ], [ "DSP_LH10_1", "INT_INTERFACE_LH10" ], [ "DSP_LH11_1", "INT_INTERFACE_LH11" ], [ "DSP_LH12_1", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_1", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "DSP_LOGIC_OUTS_B1_1", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "DSP_LOGIC_OUTS_B2_1", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "DSP_LOGIC_OUTS_B3_1", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "DSP_LOGIC_OUTS_B4_1", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "DSP_LOGIC_OUTS_B5_1", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "DSP_LOGIC_OUTS_B6_1", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "DSP_LOGIC_OUTS_B7_1", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "DSP_LOGIC_OUTS_B10_1", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "DSP_LOGIC_OUTS_B11_1", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "DSP_LOGIC_OUTS_B12_1", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "DSP_LOGIC_OUTS_B13_1", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "DSP_LOGIC_OUTS_B16_1", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "DSP_LOGIC_OUTS_B17_1", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "DSP_LOGIC_OUTS_B18_1", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "DSP_LOGIC_OUTS_B19_1", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "DSP_LOGIC_OUTS_B20_1", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "DSP_LOGIC_OUTS_B21_1", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "DSP_LOGIC_OUTS_B22_1", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "DSP_LOGIC_OUTS_B23_1", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "DSP_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "DSP_R", "INT_INTERFACE_R" ], "wire_pairs": [ [ "DSP_BYP0_0", "INT_INTERFACE_BYP0" ], [ "DSP_BYP1_0", "INT_INTERFACE_BYP1" ], [ "DSP_BYP2_0", "INT_INTERFACE_BYP2" ], [ "DSP_BYP3_0", "INT_INTERFACE_BYP3" ], [ "DSP_BYP4_0", "INT_INTERFACE_BYP4" ], [ "DSP_BYP5_0", "INT_INTERFACE_BYP5" ], [ "DSP_BYP6_0", "INT_INTERFACE_BYP6" ], [ "DSP_BYP7_0", "INT_INTERFACE_BYP7" ], [ "DSP_CLK0_0", "INT_INTERFACE_CLK0" ], [ "DSP_CLK1_0", "INT_INTERFACE_CLK1" ], [ "DSP_CTRL0_0", "INT_INTERFACE_CTRL0" ], [ "DSP_CTRL1_0", "INT_INTERFACE_CTRL1" ], [ "DSP_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "DSP_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "DSP_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "DSP_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "DSP_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "DSP_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "DSP_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "DSP_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "DSP_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "DSP_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "DSP_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "DSP_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "DSP_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "DSP_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "DSP_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "DSP_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "DSP_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "DSP_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "DSP_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "DSP_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "DSP_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "DSP_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "DSP_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "DSP_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "DSP_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "DSP_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "DSP_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "DSP_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "DSP_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "DSP_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "DSP_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "DSP_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "DSP_FAN0_0", "INT_INTERFACE_FAN0" ], [ "DSP_FAN1_0", "INT_INTERFACE_FAN1" ], [ "DSP_FAN2_0", "INT_INTERFACE_FAN2" ], [ "DSP_FAN3_0", "INT_INTERFACE_FAN3" ], [ "DSP_FAN4_0", "INT_INTERFACE_FAN4" ], [ "DSP_FAN5_0", "INT_INTERFACE_FAN5" ], [ "DSP_FAN6_0", "INT_INTERFACE_FAN6" ], [ "DSP_FAN7_0", "INT_INTERFACE_FAN7" ], [ "DSP_IMUX0_0", "INT_INTERFACE_IMUX0" ], [ "DSP_IMUX1_0", "INT_INTERFACE_IMUX1" ], [ "DSP_IMUX2_0", "INT_INTERFACE_IMUX2" ], [ "DSP_IMUX3_0", "INT_INTERFACE_IMUX3" ], [ "DSP_IMUX4_0", "INT_INTERFACE_IMUX4" ], [ "DSP_IMUX5_0", "INT_INTERFACE_IMUX5" ], [ "DSP_IMUX6_0", "INT_INTERFACE_IMUX6" ], [ "DSP_IMUX7_0", "INT_INTERFACE_IMUX7" ], [ "DSP_IMUX8_0", "INT_INTERFACE_IMUX8" ], [ "DSP_IMUX9_0", "INT_INTERFACE_IMUX9" ], [ "DSP_IMUX10_0", "INT_INTERFACE_IMUX10" ], [ "DSP_IMUX11_0", "INT_INTERFACE_IMUX11" ], [ "DSP_IMUX12_0", "INT_INTERFACE_IMUX12" ], [ "DSP_IMUX13_0", "INT_INTERFACE_IMUX13" ], [ "DSP_IMUX14_0", "INT_INTERFACE_IMUX14" ], [ "DSP_IMUX15_0", "INT_INTERFACE_IMUX15" ], [ "DSP_IMUX16_0", "INT_INTERFACE_IMUX16" ], [ "DSP_IMUX17_0", "INT_INTERFACE_IMUX17" ], [ "DSP_IMUX18_0", "INT_INTERFACE_IMUX18" ], [ "DSP_IMUX19_0", "INT_INTERFACE_IMUX19" ], [ "DSP_IMUX20_0", "INT_INTERFACE_IMUX20" ], [ "DSP_IMUX21_0", "INT_INTERFACE_IMUX21" ], [ "DSP_IMUX22_0", "INT_INTERFACE_IMUX22" ], [ "DSP_IMUX23_0", "INT_INTERFACE_IMUX23" ], [ "DSP_IMUX24_0", "INT_INTERFACE_IMUX24" ], [ "DSP_IMUX25_0", "INT_INTERFACE_IMUX25" ], [ "DSP_IMUX26_0", "INT_INTERFACE_IMUX26" ], [ "DSP_IMUX27_0", "INT_INTERFACE_IMUX27" ], [ "DSP_IMUX28_0", "INT_INTERFACE_IMUX28" ], [ "DSP_IMUX29_0", "INT_INTERFACE_IMUX29" ], [ "DSP_IMUX30_0", "INT_INTERFACE_IMUX30" ], [ "DSP_IMUX31_0", "INT_INTERFACE_IMUX31" ], [ "DSP_IMUX32_0", "INT_INTERFACE_IMUX32" ], [ "DSP_IMUX33_0", "INT_INTERFACE_IMUX33" ], [ "DSP_IMUX34_0", "INT_INTERFACE_IMUX34" ], [ "DSP_IMUX35_0", "INT_INTERFACE_IMUX35" ], [ "DSP_IMUX36_0", "INT_INTERFACE_IMUX36" ], [ "DSP_IMUX37_0", "INT_INTERFACE_IMUX37" ], [ "DSP_IMUX38_0", "INT_INTERFACE_IMUX38" ], [ "DSP_IMUX39_0", "INT_INTERFACE_IMUX39" ], [ "DSP_IMUX40_0", "INT_INTERFACE_IMUX40" ], [ "DSP_IMUX41_0", "INT_INTERFACE_IMUX41" ], [ "DSP_IMUX42_0", "INT_INTERFACE_IMUX42" ], [ "DSP_IMUX43_0", "INT_INTERFACE_IMUX43" ], [ "DSP_IMUX44_0", "INT_INTERFACE_IMUX44" ], [ "DSP_IMUX45_0", "INT_INTERFACE_IMUX45" ], [ "DSP_IMUX46_0", "INT_INTERFACE_IMUX46" ], [ "DSP_IMUX47_0", "INT_INTERFACE_IMUX47" ], [ "DSP_LH1_0", "INT_INTERFACE_LH1" ], [ "DSP_LH2_0", "INT_INTERFACE_LH2" ], [ "DSP_LH3_0", "INT_INTERFACE_LH3" ], [ "DSP_LH4_0", "INT_INTERFACE_LH4" ], [ "DSP_LH5_0", "INT_INTERFACE_LH5" ], [ "DSP_LH6_0", "INT_INTERFACE_LH6" ], [ "DSP_LH7_0", "INT_INTERFACE_LH7" ], [ "DSP_LH8_0", "INT_INTERFACE_LH8" ], [ "DSP_LH9_0", "INT_INTERFACE_LH9" ], [ "DSP_LH10_0", "INT_INTERFACE_LH10" ], [ "DSP_LH11_0", "INT_INTERFACE_LH11" ], [ "DSP_LH12_0", "INT_INTERFACE_LH12" ], [ "DSP_LOGIC_OUTS_B0_0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "DSP_LOGIC_OUTS_B1_0", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "DSP_LOGIC_OUTS_B2_0", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "DSP_LOGIC_OUTS_B3_0", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "DSP_LOGIC_OUTS_B4_0", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "DSP_LOGIC_OUTS_B5_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "DSP_LOGIC_OUTS_B6_0", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "DSP_LOGIC_OUTS_B7_0", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "DSP_LOGIC_OUTS_B8_0", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "DSP_LOGIC_OUTS_B9_0", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "DSP_LOGIC_OUTS_B10_0", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "DSP_LOGIC_OUTS_B11_0", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "DSP_LOGIC_OUTS_B12_0", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "DSP_LOGIC_OUTS_B13_0", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "DSP_LOGIC_OUTS_B14_0", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "DSP_LOGIC_OUTS_B15_0", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "DSP_LOGIC_OUTS_B16_0", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "DSP_LOGIC_OUTS_B17_0", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "DSP_LOGIC_OUTS_B18_0", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "DSP_LOGIC_OUTS_B19_0", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "DSP_LOGIC_OUTS_B20_0", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "DSP_LOGIC_OUTS_B21_0", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "DSP_LOGIC_OUTS_B22_0", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "DSP_LOGIC_OUTS_B23_0", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "DSP_MONITOR_N_0", "INT_INTERFACE_MONITOR_N" ], [ "DSP_MONITOR_P_0", "INT_INTERFACE_MONITOR_P" ], [ "DSP_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "DSP_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "DSP_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "DSP_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "DSP_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "DSP_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "DSP_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "DSP_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "DSP_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "DSP_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "DSP_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "DSP_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "DSP_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "DSP_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "DSP_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "DSP_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "DSP_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "DSP_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "DSP_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "DSP_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "DSP_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "DSP_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "DSP_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "DSP_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "DSP_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "DSP_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "DSP_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "DSP_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "DSP_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "DSP_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "DSP_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "DSP_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "DSP_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "DSP_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "DSP_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "DSP_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "DSP_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "DSP_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "DSP_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "DSP_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "DSP_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "DSP_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "DSP_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "DSP_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "DSP_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "DSP_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "DSP_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "DSP_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "DSP_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "DSP_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "DSP_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "DSP_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "DSP_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "DSP_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "DSP_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "DSP_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "DSP_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "DSP_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "DSP_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "DSP_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "DSP_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "DSP_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "DSP_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "DSP_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "DSP_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "DSP_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "DSP_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "DSP_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "DSP_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "DSP_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "DSP_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "DSP_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "DSP_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "DSP_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "DSP_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "DSP_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "DSP_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "DSP_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "DSP_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "DSP_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "DSP_R", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_4", "VBRK_EE2A0" ], [ "DSP_EE2A1_4", "VBRK_EE2A1" ], [ "DSP_EE2A2_4", "VBRK_EE2A2" ], [ "DSP_EE2A3_4", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_4", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_4", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_4", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_4", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_4", "VBRK_EE4A0" ], [ "DSP_EE4A1_4", "VBRK_EE4A1" ], [ "DSP_EE4A2_4", "VBRK_EE4A2" ], [ "DSP_EE4A3_4", "VBRK_EE4A3" ], [ "DSP_EE4B0_4", "VBRK_EE4B0" ], [ "DSP_EE4B1_4", "VBRK_EE4B1" ], [ "DSP_EE4B2_4", "VBRK_EE4B2" ], [ "DSP_EE4B3_4", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_4", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_4", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_4", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_4", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_4", "VBRK_EE4C0" ], [ "DSP_EE4C1_4", "VBRK_EE4C1" ], [ "DSP_EE4C2_4", "VBRK_EE4C2" ], [ "DSP_EE4C3_4", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_4", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_4", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_4", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_4", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_4", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_4", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_4", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_4", "VBRK_ER1BEG3" ], [ "DSP_LH1_4", "VBRK_LH1" ], [ "DSP_LH2_4", "VBRK_LH2" ], [ "DSP_LH3_4", "VBRK_LH3" ], [ "DSP_LH4_4", "VBRK_LH4" ], [ "DSP_LH5_4", "VBRK_LH5" ], [ "DSP_LH6_4", "VBRK_LH6" ], [ "DSP_LH7_4", "VBRK_LH7" ], [ "DSP_LH8_4", "VBRK_LH8" ], [ "DSP_LH9_4", "VBRK_LH9" ], [ "DSP_LH10_4", "VBRK_LH10" ], [ "DSP_LH11_4", "VBRK_LH11" ], [ "DSP_LH12_4", "VBRK_LH12" ], [ "DSP_MONITOR_N_4", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_4", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_4", "VBRK_NE2A0" ], [ "DSP_NE2A1_4", "VBRK_NE2A1" ], [ "DSP_NE2A2_4", "VBRK_NE2A2" ], [ "DSP_NE2A3_4", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_4", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_4", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_4", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_4", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_4", "VBRK_NE4C0" ], [ "DSP_NE4C1_4", "VBRK_NE4C1" ], [ "DSP_NE4C2_4", "VBRK_NE4C2" ], [ "DSP_NE4C3_4", "VBRK_NE4C3" ], [ "DSP_NW2A0_4", "VBRK_NW2A0" ], [ "DSP_NW2A1_4", "VBRK_NW2A1" ], [ "DSP_NW2A2_4", "VBRK_NW2A2" ], [ "DSP_NW2A3_4", "VBRK_NW2A3" ], [ "DSP_NW4A0_4", "VBRK_NW4A0" ], [ "DSP_NW4A1_4", "VBRK_NW4A1" ], [ "DSP_NW4A2_4", "VBRK_NW4A2" ], [ "DSP_NW4A3_4", "VBRK_NW4A3" ], [ "DSP_NW4END0_4", "VBRK_NW4END0" ], [ "DSP_NW4END1_4", "VBRK_NW4END1" ], [ "DSP_NW4END2_4", "VBRK_NW4END2" ], [ "DSP_NW4END3_4", "VBRK_NW4END3" ], [ "DSP_SE2A0_4", "VBRK_SE2A0" ], [ "DSP_SE2A1_4", "VBRK_SE2A1" ], [ "DSP_SE2A2_4", "VBRK_SE2A2" ], [ "DSP_SE2A3_4", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_4", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_4", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_4", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_4", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_4", "VBRK_SE4C0" ], [ "DSP_SE4C1_4", "VBRK_SE4C1" ], [ "DSP_SE4C2_4", "VBRK_SE4C2" ], [ "DSP_SE4C3_4", "VBRK_SE4C3" ], [ "DSP_SW2A0_4", "VBRK_SW2A0" ], [ "DSP_SW2A1_4", "VBRK_SW2A1" ], [ "DSP_SW2A2_4", "VBRK_SW2A2" ], [ "DSP_SW2A3_4", "VBRK_SW2A3" ], [ "DSP_SW4A0_4", "VBRK_SW4A0" ], [ "DSP_SW4A1_4", "VBRK_SW4A1" ], [ "DSP_SW4A2_4", "VBRK_SW4A2" ], [ "DSP_SW4A3_4", "VBRK_SW4A3" ], [ "DSP_SW4END0_4", "VBRK_SW4END0" ], [ "DSP_SW4END1_4", "VBRK_SW4END1" ], [ "DSP_SW4END2_4", "VBRK_SW4END2" ], [ "DSP_SW4END3_4", "VBRK_SW4END3" ], [ "DSP_WL1END0_4", "VBRK_WL1END0" ], [ "DSP_WL1END1_4", "VBRK_WL1END1" ], [ "DSP_WL1END2_4", "VBRK_WL1END2" ], [ "DSP_WL1END3_4", "VBRK_WL1END3" ], [ "DSP_WR1END0_4", "VBRK_WR1END0" ], [ "DSP_WR1END1_4", "VBRK_WR1END1" ], [ "DSP_WR1END2_4", "VBRK_WR1END2" ], [ "DSP_WR1END3_4", "VBRK_WR1END3" ], [ "DSP_WW2A0_4", "VBRK_WW2A0" ], [ "DSP_WW2A1_4", "VBRK_WW2A1" ], [ "DSP_WW2A2_4", "VBRK_WW2A2" ], [ "DSP_WW2A3_4", "VBRK_WW2A3" ], [ "DSP_WW2END0_4", "VBRK_WW2END0" ], [ "DSP_WW2END1_4", "VBRK_WW2END1" ], [ "DSP_WW2END2_4", "VBRK_WW2END2" ], [ "DSP_WW2END3_4", "VBRK_WW2END3" ], [ "DSP_WW4A0_4", "VBRK_WW4A0" ], [ "DSP_WW4A1_4", "VBRK_WW4A1" ], [ "DSP_WW4A2_4", "VBRK_WW4A2" ], [ "DSP_WW4A3_4", "VBRK_WW4A3" ], [ "DSP_WW4B0_4", "VBRK_WW4B0" ], [ "DSP_WW4B1_4", "VBRK_WW4B1" ], [ "DSP_WW4B2_4", "VBRK_WW4B2" ], [ "DSP_WW4B3_4", "VBRK_WW4B3" ], [ "DSP_WW4C0_4", "VBRK_WW4C0" ], [ "DSP_WW4C1_4", "VBRK_WW4C1" ], [ "DSP_WW4C2_4", "VBRK_WW4C2" ], [ "DSP_WW4C3_4", "VBRK_WW4C3" ], [ "DSP_WW4END0_4", "VBRK_WW4END0" ], [ "DSP_WW4END1_4", "VBRK_WW4END1" ], [ "DSP_WW4END2_4", "VBRK_WW4END2" ], [ "DSP_WW4END3_4", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "DSP_R", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_3", "VBRK_EE2A0" ], [ "DSP_EE2A1_3", "VBRK_EE2A1" ], [ "DSP_EE2A2_3", "VBRK_EE2A2" ], [ "DSP_EE2A3_3", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_3", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_3", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_3", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_3", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_3", "VBRK_EE4A0" ], [ "DSP_EE4A1_3", "VBRK_EE4A1" ], [ "DSP_EE4A2_3", "VBRK_EE4A2" ], [ "DSP_EE4A3_3", "VBRK_EE4A3" ], [ "DSP_EE4B0_3", "VBRK_EE4B0" ], [ "DSP_EE4B1_3", "VBRK_EE4B1" ], [ "DSP_EE4B2_3", "VBRK_EE4B2" ], [ "DSP_EE4B3_3", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_3", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_3", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_3", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_3", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_3", "VBRK_EE4C0" ], [ "DSP_EE4C1_3", "VBRK_EE4C1" ], [ "DSP_EE4C2_3", "VBRK_EE4C2" ], [ "DSP_EE4C3_3", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_3", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_3", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_3", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_3", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_3", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_3", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_3", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_3", "VBRK_ER1BEG3" ], [ "DSP_LH1_3", "VBRK_LH1" ], [ "DSP_LH2_3", "VBRK_LH2" ], [ "DSP_LH3_3", "VBRK_LH3" ], [ "DSP_LH4_3", "VBRK_LH4" ], [ "DSP_LH5_3", "VBRK_LH5" ], [ "DSP_LH6_3", "VBRK_LH6" ], [ "DSP_LH7_3", "VBRK_LH7" ], [ "DSP_LH8_3", "VBRK_LH8" ], [ "DSP_LH9_3", "VBRK_LH9" ], [ "DSP_LH10_3", "VBRK_LH10" ], [ "DSP_LH11_3", "VBRK_LH11" ], [ "DSP_LH12_3", "VBRK_LH12" ], [ "DSP_MONITOR_N_3", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_3", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_3", "VBRK_NE2A0" ], [ "DSP_NE2A1_3", "VBRK_NE2A1" ], [ "DSP_NE2A2_3", "VBRK_NE2A2" ], [ "DSP_NE2A3_3", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_3", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_3", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_3", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_3", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_3", "VBRK_NE4C0" ], [ "DSP_NE4C1_3", "VBRK_NE4C1" ], [ "DSP_NE4C2_3", "VBRK_NE4C2" ], [ "DSP_NE4C3_3", "VBRK_NE4C3" ], [ "DSP_NW2A0_3", "VBRK_NW2A0" ], [ "DSP_NW2A1_3", "VBRK_NW2A1" ], [ "DSP_NW2A2_3", "VBRK_NW2A2" ], [ "DSP_NW2A3_3", "VBRK_NW2A3" ], [ "DSP_NW4A0_3", "VBRK_NW4A0" ], [ "DSP_NW4A1_3", "VBRK_NW4A1" ], [ "DSP_NW4A2_3", "VBRK_NW4A2" ], [ "DSP_NW4A3_3", "VBRK_NW4A3" ], [ "DSP_NW4END0_3", "VBRK_NW4END0" ], [ "DSP_NW4END1_3", "VBRK_NW4END1" ], [ "DSP_NW4END2_3", "VBRK_NW4END2" ], [ "DSP_NW4END3_3", "VBRK_NW4END3" ], [ "DSP_SE2A0_3", "VBRK_SE2A0" ], [ "DSP_SE2A1_3", "VBRK_SE2A1" ], [ "DSP_SE2A2_3", "VBRK_SE2A2" ], [ "DSP_SE2A3_3", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_3", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_3", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_3", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_3", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_3", "VBRK_SE4C0" ], [ "DSP_SE4C1_3", "VBRK_SE4C1" ], [ "DSP_SE4C2_3", "VBRK_SE4C2" ], [ "DSP_SE4C3_3", "VBRK_SE4C3" ], [ "DSP_SW2A0_3", "VBRK_SW2A0" ], [ "DSP_SW2A1_3", "VBRK_SW2A1" ], [ "DSP_SW2A2_3", "VBRK_SW2A2" ], [ "DSP_SW2A3_3", "VBRK_SW2A3" ], [ "DSP_SW4A0_3", "VBRK_SW4A0" ], [ "DSP_SW4A1_3", "VBRK_SW4A1" ], [ "DSP_SW4A2_3", "VBRK_SW4A2" ], [ "DSP_SW4A3_3", "VBRK_SW4A3" ], [ "DSP_SW4END0_3", "VBRK_SW4END0" ], [ "DSP_SW4END1_3", "VBRK_SW4END1" ], [ "DSP_SW4END2_3", "VBRK_SW4END2" ], [ "DSP_SW4END3_3", "VBRK_SW4END3" ], [ "DSP_WL1END0_3", "VBRK_WL1END0" ], [ "DSP_WL1END1_3", "VBRK_WL1END1" ], [ "DSP_WL1END2_3", "VBRK_WL1END2" ], [ "DSP_WL1END3_3", "VBRK_WL1END3" ], [ "DSP_WR1END0_3", "VBRK_WR1END0" ], [ "DSP_WR1END1_3", "VBRK_WR1END1" ], [ "DSP_WR1END2_3", "VBRK_WR1END2" ], [ "DSP_WR1END3_3", "VBRK_WR1END3" ], [ "DSP_WW2A0_3", "VBRK_WW2A0" ], [ "DSP_WW2A1_3", "VBRK_WW2A1" ], [ "DSP_WW2A2_3", "VBRK_WW2A2" ], [ "DSP_WW2A3_3", "VBRK_WW2A3" ], [ "DSP_WW2END0_3", "VBRK_WW2END0" ], [ "DSP_WW2END1_3", "VBRK_WW2END1" ], [ "DSP_WW2END2_3", "VBRK_WW2END2" ], [ "DSP_WW2END3_3", "VBRK_WW2END3" ], [ "DSP_WW4A0_3", "VBRK_WW4A0" ], [ "DSP_WW4A1_3", "VBRK_WW4A1" ], [ "DSP_WW4A2_3", "VBRK_WW4A2" ], [ "DSP_WW4A3_3", "VBRK_WW4A3" ], [ "DSP_WW4B0_3", "VBRK_WW4B0" ], [ "DSP_WW4B1_3", "VBRK_WW4B1" ], [ "DSP_WW4B2_3", "VBRK_WW4B2" ], [ "DSP_WW4B3_3", "VBRK_WW4B3" ], [ "DSP_WW4C0_3", "VBRK_WW4C0" ], [ "DSP_WW4C1_3", "VBRK_WW4C1" ], [ "DSP_WW4C2_3", "VBRK_WW4C2" ], [ "DSP_WW4C3_3", "VBRK_WW4C3" ], [ "DSP_WW4END0_3", "VBRK_WW4END0" ], [ "DSP_WW4END1_3", "VBRK_WW4END1" ], [ "DSP_WW4END2_3", "VBRK_WW4END2" ], [ "DSP_WW4END3_3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "DSP_R", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_2", "VBRK_EE2A0" ], [ "DSP_EE2A1_2", "VBRK_EE2A1" ], [ "DSP_EE2A2_2", "VBRK_EE2A2" ], [ "DSP_EE2A3_2", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_2", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_2", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_2", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_2", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_2", "VBRK_EE4A0" ], [ "DSP_EE4A1_2", "VBRK_EE4A1" ], [ "DSP_EE4A2_2", "VBRK_EE4A2" ], [ "DSP_EE4A3_2", "VBRK_EE4A3" ], [ "DSP_EE4B0_2", "VBRK_EE4B0" ], [ "DSP_EE4B1_2", "VBRK_EE4B1" ], [ "DSP_EE4B2_2", "VBRK_EE4B2" ], [ "DSP_EE4B3_2", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_2", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_2", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_2", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_2", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_2", "VBRK_EE4C0" ], [ "DSP_EE4C1_2", "VBRK_EE4C1" ], [ "DSP_EE4C2_2", "VBRK_EE4C2" ], [ "DSP_EE4C3_2", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_2", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_2", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_2", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_2", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_2", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_2", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_2", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_2", "VBRK_ER1BEG3" ], [ "DSP_LH1_2", "VBRK_LH1" ], [ "DSP_LH2_2", "VBRK_LH2" ], [ "DSP_LH3_2", "VBRK_LH3" ], [ "DSP_LH4_2", "VBRK_LH4" ], [ "DSP_LH5_2", "VBRK_LH5" ], [ "DSP_LH6_2", "VBRK_LH6" ], [ "DSP_LH7_2", "VBRK_LH7" ], [ "DSP_LH8_2", "VBRK_LH8" ], [ "DSP_LH9_2", "VBRK_LH9" ], [ "DSP_LH10_2", "VBRK_LH10" ], [ "DSP_LH11_2", "VBRK_LH11" ], [ "DSP_LH12_2", "VBRK_LH12" ], [ "DSP_MONITOR_N_2", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_2", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_2", "VBRK_NE2A0" ], [ "DSP_NE2A1_2", "VBRK_NE2A1" ], [ "DSP_NE2A2_2", "VBRK_NE2A2" ], [ "DSP_NE2A3_2", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_2", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_2", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_2", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_2", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_2", "VBRK_NE4C0" ], [ "DSP_NE4C1_2", "VBRK_NE4C1" ], [ "DSP_NE4C2_2", "VBRK_NE4C2" ], [ "DSP_NE4C3_2", "VBRK_NE4C3" ], [ "DSP_NW2A0_2", "VBRK_NW2A0" ], [ "DSP_NW2A1_2", "VBRK_NW2A1" ], [ "DSP_NW2A2_2", "VBRK_NW2A2" ], [ "DSP_NW2A3_2", "VBRK_NW2A3" ], [ "DSP_NW4A0_2", "VBRK_NW4A0" ], [ "DSP_NW4A1_2", "VBRK_NW4A1" ], [ "DSP_NW4A2_2", "VBRK_NW4A2" ], [ "DSP_NW4A3_2", "VBRK_NW4A3" ], [ "DSP_NW4END0_2", "VBRK_NW4END0" ], [ "DSP_NW4END1_2", "VBRK_NW4END1" ], [ "DSP_NW4END2_2", "VBRK_NW4END2" ], [ "DSP_NW4END3_2", "VBRK_NW4END3" ], [ "DSP_SE2A0_2", "VBRK_SE2A0" ], [ "DSP_SE2A1_2", "VBRK_SE2A1" ], [ "DSP_SE2A2_2", "VBRK_SE2A2" ], [ "DSP_SE2A3_2", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_2", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_2", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_2", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_2", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_2", "VBRK_SE4C0" ], [ "DSP_SE4C1_2", "VBRK_SE4C1" ], [ "DSP_SE4C2_2", "VBRK_SE4C2" ], [ "DSP_SE4C3_2", "VBRK_SE4C3" ], [ "DSP_SW2A0_2", "VBRK_SW2A0" ], [ "DSP_SW2A1_2", "VBRK_SW2A1" ], [ "DSP_SW2A2_2", "VBRK_SW2A2" ], [ "DSP_SW2A3_2", "VBRK_SW2A3" ], [ "DSP_SW4A0_2", "VBRK_SW4A0" ], [ "DSP_SW4A1_2", "VBRK_SW4A1" ], [ "DSP_SW4A2_2", "VBRK_SW4A2" ], [ "DSP_SW4A3_2", "VBRK_SW4A3" ], [ "DSP_SW4END0_2", "VBRK_SW4END0" ], [ "DSP_SW4END1_2", "VBRK_SW4END1" ], [ "DSP_SW4END2_2", "VBRK_SW4END2" ], [ "DSP_SW4END3_2", "VBRK_SW4END3" ], [ "DSP_WL1END0_2", "VBRK_WL1END0" ], [ "DSP_WL1END1_2", "VBRK_WL1END1" ], [ "DSP_WL1END2_2", "VBRK_WL1END2" ], [ "DSP_WL1END3_2", "VBRK_WL1END3" ], [ "DSP_WR1END0_2", "VBRK_WR1END0" ], [ "DSP_WR1END1_2", "VBRK_WR1END1" ], [ "DSP_WR1END2_2", "VBRK_WR1END2" ], [ "DSP_WR1END3_2", "VBRK_WR1END3" ], [ "DSP_WW2A0_2", "VBRK_WW2A0" ], [ "DSP_WW2A1_2", "VBRK_WW2A1" ], [ "DSP_WW2A2_2", "VBRK_WW2A2" ], [ "DSP_WW2A3_2", "VBRK_WW2A3" ], [ "DSP_WW2END0_2", "VBRK_WW2END0" ], [ "DSP_WW2END1_2", "VBRK_WW2END1" ], [ "DSP_WW2END2_2", "VBRK_WW2END2" ], [ "DSP_WW2END3_2", "VBRK_WW2END3" ], [ "DSP_WW4A0_2", "VBRK_WW4A0" ], [ "DSP_WW4A1_2", "VBRK_WW4A1" ], [ "DSP_WW4A2_2", "VBRK_WW4A2" ], [ "DSP_WW4A3_2", "VBRK_WW4A3" ], [ "DSP_WW4B0_2", "VBRK_WW4B0" ], [ "DSP_WW4B1_2", "VBRK_WW4B1" ], [ "DSP_WW4B2_2", "VBRK_WW4B2" ], [ "DSP_WW4B3_2", "VBRK_WW4B3" ], [ "DSP_WW4C0_2", "VBRK_WW4C0" ], [ "DSP_WW4C1_2", "VBRK_WW4C1" ], [ "DSP_WW4C2_2", "VBRK_WW4C2" ], [ "DSP_WW4C3_2", "VBRK_WW4C3" ], [ "DSP_WW4END0_2", "VBRK_WW4END0" ], [ "DSP_WW4END1_2", "VBRK_WW4END1" ], [ "DSP_WW4END2_2", "VBRK_WW4END2" ], [ "DSP_WW4END3_2", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "DSP_R", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_1", "VBRK_EE2A0" ], [ "DSP_EE2A1_1", "VBRK_EE2A1" ], [ "DSP_EE2A2_1", "VBRK_EE2A2" ], [ "DSP_EE2A3_1", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_1", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_1", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_1", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_1", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_1", "VBRK_EE4A0" ], [ "DSP_EE4A1_1", "VBRK_EE4A1" ], [ "DSP_EE4A2_1", "VBRK_EE4A2" ], [ "DSP_EE4A3_1", "VBRK_EE4A3" ], [ "DSP_EE4B0_1", "VBRK_EE4B0" ], [ "DSP_EE4B1_1", "VBRK_EE4B1" ], [ "DSP_EE4B2_1", "VBRK_EE4B2" ], [ "DSP_EE4B3_1", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_1", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_1", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_1", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_1", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_1", "VBRK_EE4C0" ], [ "DSP_EE4C1_1", "VBRK_EE4C1" ], [ "DSP_EE4C2_1", "VBRK_EE4C2" ], [ "DSP_EE4C3_1", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_1", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_1", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_1", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_1", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_1", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_1", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_1", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_1", "VBRK_ER1BEG3" ], [ "DSP_LH1_1", "VBRK_LH1" ], [ "DSP_LH2_1", "VBRK_LH2" ], [ "DSP_LH3_1", "VBRK_LH3" ], [ "DSP_LH4_1", "VBRK_LH4" ], [ "DSP_LH5_1", "VBRK_LH5" ], [ "DSP_LH6_1", "VBRK_LH6" ], [ "DSP_LH7_1", "VBRK_LH7" ], [ "DSP_LH8_1", "VBRK_LH8" ], [ "DSP_LH9_1", "VBRK_LH9" ], [ "DSP_LH10_1", "VBRK_LH10" ], [ "DSP_LH11_1", "VBRK_LH11" ], [ "DSP_LH12_1", "VBRK_LH12" ], [ "DSP_MONITOR_N_1", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_1", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_1", "VBRK_NE2A0" ], [ "DSP_NE2A1_1", "VBRK_NE2A1" ], [ "DSP_NE2A2_1", "VBRK_NE2A2" ], [ "DSP_NE2A3_1", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_1", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_1", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_1", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_1", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_1", "VBRK_NE4C0" ], [ "DSP_NE4C1_1", "VBRK_NE4C1" ], [ "DSP_NE4C2_1", "VBRK_NE4C2" ], [ "DSP_NE4C3_1", "VBRK_NE4C3" ], [ "DSP_NW2A0_1", "VBRK_NW2A0" ], [ "DSP_NW2A1_1", "VBRK_NW2A1" ], [ "DSP_NW2A2_1", "VBRK_NW2A2" ], [ "DSP_NW2A3_1", "VBRK_NW2A3" ], [ "DSP_NW4A0_1", "VBRK_NW4A0" ], [ "DSP_NW4A1_1", "VBRK_NW4A1" ], [ "DSP_NW4A2_1", "VBRK_NW4A2" ], [ "DSP_NW4A3_1", "VBRK_NW4A3" ], [ "DSP_NW4END0_1", "VBRK_NW4END0" ], [ "DSP_NW4END1_1", "VBRK_NW4END1" ], [ "DSP_NW4END2_1", "VBRK_NW4END2" ], [ "DSP_NW4END3_1", "VBRK_NW4END3" ], [ "DSP_SE2A0_1", "VBRK_SE2A0" ], [ "DSP_SE2A1_1", "VBRK_SE2A1" ], [ "DSP_SE2A2_1", "VBRK_SE2A2" ], [ "DSP_SE2A3_1", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_1", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_1", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_1", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_1", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_1", "VBRK_SE4C0" ], [ "DSP_SE4C1_1", "VBRK_SE4C1" ], [ "DSP_SE4C2_1", "VBRK_SE4C2" ], [ "DSP_SE4C3_1", "VBRK_SE4C3" ], [ "DSP_SW2A0_1", "VBRK_SW2A0" ], [ "DSP_SW2A1_1", "VBRK_SW2A1" ], [ "DSP_SW2A2_1", "VBRK_SW2A2" ], [ "DSP_SW2A3_1", "VBRK_SW2A3" ], [ "DSP_SW4A0_1", "VBRK_SW4A0" ], [ "DSP_SW4A1_1", "VBRK_SW4A1" ], [ "DSP_SW4A2_1", "VBRK_SW4A2" ], [ "DSP_SW4A3_1", "VBRK_SW4A3" ], [ "DSP_SW4END0_1", "VBRK_SW4END0" ], [ "DSP_SW4END1_1", "VBRK_SW4END1" ], [ "DSP_SW4END2_1", "VBRK_SW4END2" ], [ "DSP_SW4END3_1", "VBRK_SW4END3" ], [ "DSP_WL1END0_1", "VBRK_WL1END0" ], [ "DSP_WL1END1_1", "VBRK_WL1END1" ], [ "DSP_WL1END2_1", "VBRK_WL1END2" ], [ "DSP_WL1END3_1", "VBRK_WL1END3" ], [ "DSP_WR1END0_1", "VBRK_WR1END0" ], [ "DSP_WR1END1_1", "VBRK_WR1END1" ], [ "DSP_WR1END2_1", "VBRK_WR1END2" ], [ "DSP_WR1END3_1", "VBRK_WR1END3" ], [ "DSP_WW2A0_1", "VBRK_WW2A0" ], [ "DSP_WW2A1_1", "VBRK_WW2A1" ], [ "DSP_WW2A2_1", "VBRK_WW2A2" ], [ "DSP_WW2A3_1", "VBRK_WW2A3" ], [ "DSP_WW2END0_1", "VBRK_WW2END0" ], [ "DSP_WW2END1_1", "VBRK_WW2END1" ], [ "DSP_WW2END2_1", "VBRK_WW2END2" ], [ "DSP_WW2END3_1", "VBRK_WW2END3" ], [ "DSP_WW4A0_1", "VBRK_WW4A0" ], [ "DSP_WW4A1_1", "VBRK_WW4A1" ], [ "DSP_WW4A2_1", "VBRK_WW4A2" ], [ "DSP_WW4A3_1", "VBRK_WW4A3" ], [ "DSP_WW4B0_1", "VBRK_WW4B0" ], [ "DSP_WW4B1_1", "VBRK_WW4B1" ], [ "DSP_WW4B2_1", "VBRK_WW4B2" ], [ "DSP_WW4B3_1", "VBRK_WW4B3" ], [ "DSP_WW4C0_1", "VBRK_WW4C0" ], [ "DSP_WW4C1_1", "VBRK_WW4C1" ], [ "DSP_WW4C2_1", "VBRK_WW4C2" ], [ "DSP_WW4C3_1", "VBRK_WW4C3" ], [ "DSP_WW4END0_1", "VBRK_WW4END0" ], [ "DSP_WW4END1_1", "VBRK_WW4END1" ], [ "DSP_WW4END2_1", "VBRK_WW4END2" ], [ "DSP_WW4END3_1", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "DSP_R", "VBRK" ], "wire_pairs": [ [ "DSP_EE2A0_0", "VBRK_EE2A0" ], [ "DSP_EE2A1_0", "VBRK_EE2A1" ], [ "DSP_EE2A2_0", "VBRK_EE2A2" ], [ "DSP_EE2A3_0", "VBRK_EE2A3" ], [ "DSP_EE2BEG0_0", "VBRK_EE2BEG0" ], [ "DSP_EE2BEG1_0", "VBRK_EE2BEG1" ], [ "DSP_EE2BEG2_0", "VBRK_EE2BEG2" ], [ "DSP_EE2BEG3_0", "VBRK_EE2BEG3" ], [ "DSP_EE4A0_0", "VBRK_EE4A0" ], [ "DSP_EE4A1_0", "VBRK_EE4A1" ], [ "DSP_EE4A2_0", "VBRK_EE4A2" ], [ "DSP_EE4A3_0", "VBRK_EE4A3" ], [ "DSP_EE4B0_0", "VBRK_EE4B0" ], [ "DSP_EE4B1_0", "VBRK_EE4B1" ], [ "DSP_EE4B2_0", "VBRK_EE4B2" ], [ "DSP_EE4B3_0", "VBRK_EE4B3" ], [ "DSP_EE4BEG0_0", "VBRK_EE4BEG0" ], [ "DSP_EE4BEG1_0", "VBRK_EE4BEG1" ], [ "DSP_EE4BEG2_0", "VBRK_EE4BEG2" ], [ "DSP_EE4BEG3_0", "VBRK_EE4BEG3" ], [ "DSP_EE4C0_0", "VBRK_EE4C0" ], [ "DSP_EE4C1_0", "VBRK_EE4C1" ], [ "DSP_EE4C2_0", "VBRK_EE4C2" ], [ "DSP_EE4C3_0", "VBRK_EE4C3" ], [ "DSP_EL1BEG0_0", "VBRK_EL1BEG0" ], [ "DSP_EL1BEG1_0", "VBRK_EL1BEG1" ], [ "DSP_EL1BEG2_0", "VBRK_EL1BEG2" ], [ "DSP_EL1BEG3_0", "VBRK_EL1BEG3" ], [ "DSP_ER1BEG0_0", "VBRK_ER1BEG0" ], [ "DSP_ER1BEG1_0", "VBRK_ER1BEG1" ], [ "DSP_ER1BEG2_0", "VBRK_ER1BEG2" ], [ "DSP_ER1BEG3_0", "VBRK_ER1BEG3" ], [ "DSP_LH1_0", "VBRK_LH1" ], [ "DSP_LH2_0", "VBRK_LH2" ], [ "DSP_LH3_0", "VBRK_LH3" ], [ "DSP_LH4_0", "VBRK_LH4" ], [ "DSP_LH5_0", "VBRK_LH5" ], [ "DSP_LH6_0", "VBRK_LH6" ], [ "DSP_LH7_0", "VBRK_LH7" ], [ "DSP_LH8_0", "VBRK_LH8" ], [ "DSP_LH9_0", "VBRK_LH9" ], [ "DSP_LH10_0", "VBRK_LH10" ], [ "DSP_LH11_0", "VBRK_LH11" ], [ "DSP_LH12_0", "VBRK_LH12" ], [ "DSP_MONITOR_N_0", "VBRK_MONITOR_N" ], [ "DSP_MONITOR_P_0", "VBRK_MONITOR_P" ], [ "DSP_NE2A0_0", "VBRK_NE2A0" ], [ "DSP_NE2A1_0", "VBRK_NE2A1" ], [ "DSP_NE2A2_0", "VBRK_NE2A2" ], [ "DSP_NE2A3_0", "VBRK_NE2A3" ], [ "DSP_NE4BEG0_0", "VBRK_NE4BEG0" ], [ "DSP_NE4BEG1_0", "VBRK_NE4BEG1" ], [ "DSP_NE4BEG2_0", "VBRK_NE4BEG2" ], [ "DSP_NE4BEG3_0", "VBRK_NE4BEG3" ], [ "DSP_NE4C0_0", "VBRK_NE4C0" ], [ "DSP_NE4C1_0", "VBRK_NE4C1" ], [ "DSP_NE4C2_0", "VBRK_NE4C2" ], [ "DSP_NE4C3_0", "VBRK_NE4C3" ], [ "DSP_NW2A0_0", "VBRK_NW2A0" ], [ "DSP_NW2A1_0", "VBRK_NW2A1" ], [ "DSP_NW2A2_0", "VBRK_NW2A2" ], [ "DSP_NW2A3_0", "VBRK_NW2A3" ], [ "DSP_NW4A0_0", "VBRK_NW4A0" ], [ "DSP_NW4A1_0", "VBRK_NW4A1" ], [ "DSP_NW4A2_0", "VBRK_NW4A2" ], [ "DSP_NW4A3_0", "VBRK_NW4A3" ], [ "DSP_NW4END0_0", "VBRK_NW4END0" ], [ "DSP_NW4END1_0", "VBRK_NW4END1" ], [ "DSP_NW4END2_0", "VBRK_NW4END2" ], [ "DSP_NW4END3_0", "VBRK_NW4END3" ], [ "DSP_SE2A0_0", "VBRK_SE2A0" ], [ "DSP_SE2A1_0", "VBRK_SE2A1" ], [ "DSP_SE2A2_0", "VBRK_SE2A2" ], [ "DSP_SE2A3_0", "VBRK_SE2A3" ], [ "DSP_SE4BEG0_0", "VBRK_SE4BEG0" ], [ "DSP_SE4BEG1_0", "VBRK_SE4BEG1" ], [ "DSP_SE4BEG2_0", "VBRK_SE4BEG2" ], [ "DSP_SE4BEG3_0", "VBRK_SE4BEG3" ], [ "DSP_SE4C0_0", "VBRK_SE4C0" ], [ "DSP_SE4C1_0", "VBRK_SE4C1" ], [ "DSP_SE4C2_0", "VBRK_SE4C2" ], [ "DSP_SE4C3_0", "VBRK_SE4C3" ], [ "DSP_SW2A0_0", "VBRK_SW2A0" ], [ "DSP_SW2A1_0", "VBRK_SW2A1" ], [ "DSP_SW2A2_0", "VBRK_SW2A2" ], [ "DSP_SW2A3_0", "VBRK_SW2A3" ], [ "DSP_SW4A0_0", "VBRK_SW4A0" ], [ "DSP_SW4A1_0", "VBRK_SW4A1" ], [ "DSP_SW4A2_0", "VBRK_SW4A2" ], [ "DSP_SW4A3_0", "VBRK_SW4A3" ], [ "DSP_SW4END0_0", "VBRK_SW4END0" ], [ "DSP_SW4END1_0", "VBRK_SW4END1" ], [ "DSP_SW4END2_0", "VBRK_SW4END2" ], [ "DSP_SW4END3_0", "VBRK_SW4END3" ], [ "DSP_WL1END0_0", "VBRK_WL1END0" ], [ "DSP_WL1END1_0", "VBRK_WL1END1" ], [ "DSP_WL1END2_0", "VBRK_WL1END2" ], [ "DSP_WL1END3_0", "VBRK_WL1END3" ], [ "DSP_WR1END0_0", "VBRK_WR1END0" ], [ "DSP_WR1END1_0", "VBRK_WR1END1" ], [ "DSP_WR1END2_0", "VBRK_WR1END2" ], [ "DSP_WR1END3_0", "VBRK_WR1END3" ], [ "DSP_WW2A0_0", "VBRK_WW2A0" ], [ "DSP_WW2A1_0", "VBRK_WW2A1" ], [ "DSP_WW2A2_0", "VBRK_WW2A2" ], [ "DSP_WW2A3_0", "VBRK_WW2A3" ], [ "DSP_WW2END0_0", "VBRK_WW2END0" ], [ "DSP_WW2END1_0", "VBRK_WW2END1" ], [ "DSP_WW2END2_0", "VBRK_WW2END2" ], [ "DSP_WW2END3_0", "VBRK_WW2END3" ], [ "DSP_WW4A0_0", "VBRK_WW4A0" ], [ "DSP_WW4A1_0", "VBRK_WW4A1" ], [ "DSP_WW4A2_0", "VBRK_WW4A2" ], [ "DSP_WW4A3_0", "VBRK_WW4A3" ], [ "DSP_WW4B0_0", "VBRK_WW4B0" ], [ "DSP_WW4B1_0", "VBRK_WW4B1" ], [ "DSP_WW4B2_0", "VBRK_WW4B2" ], [ "DSP_WW4B3_0", "VBRK_WW4B3" ], [ "DSP_WW4C0_0", "VBRK_WW4C0" ], [ "DSP_WW4C1_0", "VBRK_WW4C1" ], [ "DSP_WW4C2_0", "VBRK_WW4C2" ], [ "DSP_WW4C3_0", "VBRK_WW4C3" ], [ "DSP_WW4END0_0", "VBRK_WW4END0" ], [ "DSP_WW4END1_0", "VBRK_WW4END1" ], [ "DSP_WW4END2_0", "VBRK_WW4END2" ], [ "DSP_WW4END3_0", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 0, -11 ], "tile_types": [ "GTX_CHANNEL_0", "GTX_CHANNEL_1" ], "wire_pairs": [ [ "GTXE2_CHANNEL_NORTHREFCLK0", "GTXE2_CHANNEL_NORTHREFCLK0" ], [ "GTXE2_CHANNEL_NORTHREFCLK1", "GTXE2_CHANNEL_NORTHREFCLK1" ], [ "GTXE2_CHANNEL_QPLLCLK", "GTXE2_CHANNEL_QPLLCLK" ], [ "GTXE2_CHANNEL_QPLLREFCLK", "GTXE2_CHANNEL_QPLLREFCLK" ], [ "GTXE2_CHANNEL_REFCLK0", "GTXE2_CHANNEL_REFCLK0" ], [ "GTXE2_CHANNEL_REFCLK1", "GTXE2_CHANNEL_REFCLK1" ], [ "GTXE2_CHANNEL_RXOUTCLK_0", "GTXE2_CHANNEL_RXOUTCLK_0" ], [ "GTXE2_CHANNEL_RXOUTCLK_1", "GTXE2_CHANNEL_RXOUTCLK_1" ], [ "GTXE2_CHANNEL_RXOUTCLK_2", "GTXE2_CHANNEL_RXOUTCLK_2" ], [ "GTXE2_CHANNEL_RXOUTCLK_3", "GTXE2_CHANNEL_RXOUTCLK_3" ], [ "GTXE2_CHANNEL_SOUTHREFCLK0", "GTXE2_CHANNEL_SOUTHREFCLK0" ], [ "GTXE2_CHANNEL_SOUTHREFCLK1", "GTXE2_CHANNEL_SOUTHREFCLK1" ], [ "GTXE2_CHANNEL_TXOUTCLK_0", "GTXE2_CHANNEL_TXOUTCLK_0" ], [ "GTXE2_CHANNEL_TXOUTCLK_1", "GTXE2_CHANNEL_TXOUTCLK_1" ], [ "GTXE2_CHANNEL_TXOUTCLK_2", "GTXE2_CHANNEL_TXOUTCLK_2" ], [ "GTXE2_CHANNEL_TXOUTCLK_3", "GTXE2_CHANNEL_TXOUTCLK_3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_10", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_10", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_10", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_10", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_10", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_10", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_10", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_10", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_10", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_10", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_10", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_10", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_10", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_10", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_10", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_10", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_10", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_10", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_10", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_10", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_10", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_10", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_10", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_10", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_10", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_10", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_10", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_10", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_10", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_10", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_10", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_10", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_10", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_10", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_10", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_10", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_10", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_10", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_10", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_10", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_10", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_10", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_10", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_10", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_10", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_10", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_10", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_10", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_10", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_10", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_10", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_10", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_10", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_10", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_10", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_10", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_10", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_10", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_10", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_10", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_10", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_10", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_10", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_10", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_10", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_10", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_10", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_10", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_10", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_10", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_10", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_10", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_10", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_10", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_10", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_10", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_10", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_10", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_10", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B12_10", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_10", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_10", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_10", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_10", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_10", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_10", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_10", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_10", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_10", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_10", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_9", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_9", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_9", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_9", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_9", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_9", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_9", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_9", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_9", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_9", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_9", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_9", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_9", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_9", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_9", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_9", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_9", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_9", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_9", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_9", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_9", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_9", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_9", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_9", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_9", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_9", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_9", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_9", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_9", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_9", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_9", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_9", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_9", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_9", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_9", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_9", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_9", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_9", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_9", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_9", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_9", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_9", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_9", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_9", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_9", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_9", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_9", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_9", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_9", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_9", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_9", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_9", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_9", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_9", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_9", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_9", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_9", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_9", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_9", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_9", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_9", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_9", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_9", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_9", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_9", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_9", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_9", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_9", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_9", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_9", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_9", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_9", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_9", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_9", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_9", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_9", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_9", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_9", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_9", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_9", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_9", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_9", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_9", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_9", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_9", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_9", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_9", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_9", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_9", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_9", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_9", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_9", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_8", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_8", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_8", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_8", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_8", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_8", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_8", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_8", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_8", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_8", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_8", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_8", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_8", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_8", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_8", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_8", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_8", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_8", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_8", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_8", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_8", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_8", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_8", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_8", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_8", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_8", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_8", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_8", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_8", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_8", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_8", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_8", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_8", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_8", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_8", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_8", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_8", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_8", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_8", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_8", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_8", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_8", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_8", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_8", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_8", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_8", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_8", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_8", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_8", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_8", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_8", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_8", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_8", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_8", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_8", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_8", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_8", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_8", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_8", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_8", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_8", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_8", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_8", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_8", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_8", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_8", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_8", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_8", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_8", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_8", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_8", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_8", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_8", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_8", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_8", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_8", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_8", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_8", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_8", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_8", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_8", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_8", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_8", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_8", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_8", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_8", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_8", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_8", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_8", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_8", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_8", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_8", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_7", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_7", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_7", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_7", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_7", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_7", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_7", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_7", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_7", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_7", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_7", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_7", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_7", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_7", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_7", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_7", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_7", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_7", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_7", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_7", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_7", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_7", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_7", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_7", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_7", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_7", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_7", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_7", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_7", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_7", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_7", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_7", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_7", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_7", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_7", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_7", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_7", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_7", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_7", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_7", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_7", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_7", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_7", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_7", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_7", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_7", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_7", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_7", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_7", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_7", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_7", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_7", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_7", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_7", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_7", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_7", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_7", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_7", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_7", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_7", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_7", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_7", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_7", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_7", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_7", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_7", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_7", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_7", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_7", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_7", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_7", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_7", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_7", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_7", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_7", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_7", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_7", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_7", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_7", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_7", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_7", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_7", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_7", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_7", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_7", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B18_7", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_7", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_7", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_7", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_7", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_6", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_6", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_6", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_6", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_6", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_6", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_6", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_6", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_6", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_6", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_6", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_6", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_6", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_6", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_6", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_6", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_6", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_6", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_6", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_6", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_6", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_6", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_6", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_6", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_6", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_6", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_6", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_6", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_6", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_6", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_6", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_6", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_6", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_6", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_6", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_6", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_6", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_6", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_6", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_6", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_6", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_6", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_6", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_6", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_6", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_6", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_6", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_6", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_6", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_6", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_6", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_6", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_6", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_6", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_6", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_6", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_6", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_6", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_6", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_6", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_6", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_6", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_6", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_6", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_6", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_6", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_6", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_6", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_6", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_6", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_6", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_6", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_6", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_6", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_6", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_6", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_6", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_6", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_6", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_6", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_6", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_6", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_6", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_6", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_6", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_6", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_6", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_6", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_6", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_6", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_5", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_5", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_5", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_5", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_5", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_5", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_5", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_5", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_5", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_5", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_5", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_5", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_5", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_5", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_5", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_5", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_5", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_5", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_5", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_5", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_5", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_5", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_5", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_5", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_5", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_5", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_5", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_5", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_5", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_5", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_5", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_5", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_5", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_5", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_5", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_5", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_5", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_5", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_5", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_5", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_5", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_5", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_5", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_5", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_5", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_5", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_5", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_5", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_5", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_5", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_5", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_5", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_5", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_5", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_5", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_5", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_5", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_5", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_5", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_5", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_5", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_5", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_5", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_5", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_5", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_5", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_5", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_5", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_5", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_5", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_5", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_5", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_5", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_5", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_5", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_5", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_5", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_5", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_5", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_5", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_5", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_5", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_5", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_5", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_5", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_5", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_5", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_5", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_5", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_5", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_5", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_4", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_4", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_4", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_4", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_4", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_4", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_4", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_4", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_4", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_4", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_4", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_4", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_4", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_4", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_4", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_4", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_4", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_4", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_4", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_4", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_4", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_4", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_4", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_4", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_4", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_4", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_4", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_4", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_4", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_4", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_4", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_4", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_4", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_4", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_4", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_4", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_4", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_4", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_4", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_4", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_4", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_4", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_4", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_4", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_4", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_4", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_4", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_4", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_4", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_4", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_4", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_4", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_4", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_4", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_4", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_4", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_4", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_4", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_4", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_4", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_4", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_4", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_4", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_4", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_4", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_4", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_4", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_4", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_4", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_4", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_4", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_4", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_4", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_4", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_4", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_4", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_4", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_4", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_4", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_4", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_4", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_4", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_4", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_4", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_4", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_4", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_4", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_4", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_4", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_4", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_4", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_3", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_3", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_3", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_3", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_3", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_3", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_3", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_3", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_3", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_3", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_3", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_3", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_3", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_3", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_3", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_3", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_3", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_3", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_3", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_3", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_3", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_3", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_3", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_3", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_3", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_3", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_3", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_3", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_3", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_3", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_3", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_3", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_3", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_3", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_3", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_3", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_3", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_3", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_3", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_3", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_3", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_3", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_3", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_3", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_3", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_3", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_3", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_3", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_3", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_3", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_3", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_3", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_3", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_3", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_3", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_3", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_3", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_3", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_3", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_3", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_3", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_3", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_3", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_3", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_3", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_3", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_3", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_3", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_3", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_3", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_3", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_3", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_3", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_3", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_3", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_3", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_3", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_3", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_3", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_3", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_3", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_3", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_3", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_3", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_3", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_3", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_3", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_3", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_3", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_3", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_3", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_3", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_2", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_2", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_2", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_2", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_2", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_2", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_2", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_2", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_2", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_2", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_2", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_2", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_2", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_2", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_2", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_2", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_2", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_2", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_2", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_2", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_2", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_2", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_2", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_2", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_2", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_2", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_2", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_2", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_2", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_2", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_2", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_2", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_2", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_2", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_2", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_2", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_2", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_2", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_2", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_2", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_2", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_2", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_2", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_2", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_2", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_2", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_2", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_2", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_2", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_2", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_2", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_2", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_2", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_2", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_2", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_2", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_2", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_2", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_2", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_2", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_2", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_2", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_2", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_2", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_2", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_2", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_2", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_2", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_2", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_2", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_2", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_2", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_2", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_2", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_2", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_2", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_2", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_2", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_2", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_2", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_2", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_2", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_2", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_2", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_2", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_2", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_2", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_2", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_2", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_1", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_1", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_1", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_1", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_1", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_1", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_1", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_1", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_1", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_1", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_1", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_1", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_1", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_1", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_1", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_1", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_1", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_1", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_1", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_1", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_1", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_1", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_1", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_1", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_1", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_1", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_1", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_1", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_1", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_1", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_1", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_1", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_1", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_1", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_1", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_1", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_1", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_1", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_1", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_1", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_1", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_1", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_1", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_1", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_1", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_1", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_1", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_1", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_1", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_1", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_1", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_1", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_1", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_1", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_1", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_1", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_1", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_1", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_1", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_1", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_1", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_1", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_1", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_1", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_1", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_1", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_1", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_1", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_1", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_1", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_1", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_1", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_1", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_1", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_1", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_1", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_1", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_1", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_1", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_1", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_1", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_1", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_1", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_1", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_1", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_1", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_1", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_1", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_1", "VBRK_EXT_LOGIC_OUTS_B22" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "GTX_CHANNEL_0", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_0", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_0", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_0", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_0", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_0", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_0", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_0", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_0", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_0", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_0", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_0", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_0", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_0", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_0", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_0", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_0", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_0", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_0", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_0", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_0", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_0", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_0", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_0", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_0", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_0", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_0", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_0", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_0", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_0", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_0", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_0", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_0", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_0", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_0", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_0", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_0", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_0", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_0", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_0", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_0", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_0", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_0", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_0", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_0", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_0", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_0", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_0", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_0", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_0", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_0", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_0", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_0", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_0", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_0", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_0", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_0", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_0", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_0", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_0", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_0", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_0", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_0", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_0", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_0", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_0", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_0", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_0", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_0", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_0", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_0", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_0", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_0", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_0", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_0", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_0", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_0", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B9_0", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_0", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_0", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_0", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_0", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_0", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_0", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_0", "VBRK_EXT_LOGIC_OUTS_B20" ] ] }, { "grid_deltas": [ 0, -6 ], "tile_types": [ "GTX_CHANNEL_1", "GTX_COMMON" ], "wire_pairs": [ [ "GTXE2_CHANNEL_NORTHREFCLK0", "GTXE2_COMMON_NORTHREFCLK0" ], [ "GTXE2_CHANNEL_NORTHREFCLK1", "GTXE2_COMMON_NORTHREFCLK1" ], [ "GTXE2_CHANNEL_QPLLCLK", "GTXE2_COMMON_QPLLOUTCLK" ], [ "GTXE2_CHANNEL_QPLLREFCLK", "GTXE2_COMMON_QPLLOUTREFCLK" ], [ "GTXE2_CHANNEL_REFCLK0", "GTXE2_COMMON_REFCLK0" ], [ "GTXE2_CHANNEL_REFCLK1", "GTXE2_COMMON_REFCLK1" ], [ "GTXE2_CHANNEL_RXOUTCLK_0", "GTXE2_COMMON_RXOUTCLK_0" ], [ "GTXE2_CHANNEL_RXOUTCLK_1", "GTXE2_COMMON_RXOUTCLK_1" ], [ "GTXE2_CHANNEL_RXOUTCLK_2", "GTXE2_COMMON_RXOUTCLK_2" ], [ "GTXE2_CHANNEL_RXOUTCLK_3", "GTXE2_COMMON_RXOUTCLK_3" ], [ "GTXE2_CHANNEL_SOUTHREFCLK0", "GTXE2_COMMON_SOUTHREFCLK0" ], [ "GTXE2_CHANNEL_SOUTHREFCLK1", "GTXE2_COMMON_SOUTHREFCLK1" ], [ "GTXE2_CHANNEL_TXOUTCLK_0", "GTXE2_COMMON_TXOUTCLK_0" ], [ "GTXE2_CHANNEL_TXOUTCLK_1", "GTXE2_COMMON_TXOUTCLK_1" ], [ "GTXE2_CHANNEL_TXOUTCLK_2", "GTXE2_COMMON_TXOUTCLK_2" ], [ "GTXE2_CHANNEL_TXOUTCLK_3", "GTXE2_COMMON_TXOUTCLK_3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_10", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_10", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_10", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_10", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_10", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_10", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_10", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_10", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_10", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_10", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_10", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_10", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_10", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_10", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_10", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_10", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_10", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_10", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_10", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_10", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_10", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_10", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_10", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_10", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_10", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_10", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_10", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_10", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_10", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_10", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_10", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_10", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_10", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_10", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_10", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_10", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_10", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_10", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_10", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_10", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_10", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_10", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_10", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_10", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_10", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_10", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_10", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_10", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_10", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_10", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_10", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_10", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_10", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_10", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_10", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_10", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_10", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_10", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_10", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_10", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_10", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_10", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_10", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_10", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_10", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_10", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_10", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_10", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_10", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_10", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_10", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_10", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_10", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_10", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_10", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_10", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_10", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_10", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_10", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B12_10", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_10", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_10", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_10", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_10", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_10", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_10", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_10", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_10", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_10", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_10", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_9", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_9", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_9", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_9", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_9", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_9", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_9", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_9", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_9", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_9", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_9", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_9", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_9", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_9", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_9", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_9", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_9", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_9", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_9", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_9", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_9", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_9", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_9", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_9", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_9", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_9", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_9", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_9", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_9", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_9", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_9", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_9", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_9", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_9", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_9", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_9", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_9", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_9", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_9", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_9", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_9", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_9", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_9", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_9", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_9", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_9", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_9", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_9", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_9", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_9", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_9", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_9", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_9", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_9", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_9", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_9", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_9", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_9", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_9", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_9", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_9", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_9", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_9", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_9", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_9", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_9", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_9", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_9", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_9", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_9", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_9", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_9", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_9", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_9", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_9", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_9", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_9", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_9", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_9", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_9", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_9", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_9", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_9", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_9", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_9", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_9", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_9", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_9", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_9", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_9", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_9", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_9", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_8", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_8", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_8", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_8", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_8", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_8", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_8", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_8", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_8", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_8", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_8", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_8", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_8", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_8", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_8", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_8", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_8", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_8", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_8", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_8", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_8", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_8", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_8", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_8", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_8", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_8", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_8", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_8", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_8", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_8", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_8", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_8", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_8", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_8", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_8", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_8", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_8", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_8", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_8", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_8", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_8", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_8", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_8", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_8", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_8", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_8", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_8", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_8", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_8", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_8", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_8", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_8", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_8", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_8", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_8", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_8", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_8", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_8", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_8", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_8", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_8", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_8", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_8", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_8", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_8", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_8", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_8", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_8", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_8", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_8", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_8", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_8", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_8", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_8", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_8", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_8", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_8", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_8", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_8", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_8", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_8", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_8", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_8", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_8", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_8", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_8", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_8", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_8", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_8", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_8", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_8", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_8", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_7", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_7", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_7", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_7", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_7", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_7", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_7", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_7", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_7", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_7", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_7", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_7", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_7", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_7", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_7", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_7", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_7", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_7", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_7", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_7", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_7", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_7", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_7", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_7", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_7", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_7", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_7", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_7", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_7", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_7", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_7", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_7", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_7", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_7", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_7", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_7", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_7", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_7", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_7", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_7", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_7", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_7", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_7", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_7", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_7", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_7", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_7", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_7", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_7", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_7", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_7", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_7", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_7", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_7", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_7", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_7", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_7", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_7", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_7", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_7", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_7", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_7", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_7", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_7", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_7", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_7", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_7", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_7", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_7", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_7", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_7", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_7", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_7", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_7", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_7", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_7", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_7", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_7", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_7", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_7", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_7", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_7", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_7", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_7", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_7", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B18_7", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_7", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_7", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_7", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_7", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_6", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_6", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_6", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_6", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_6", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_6", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_6", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_6", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_6", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_6", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_6", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_6", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_6", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_6", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_6", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_6", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_6", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_6", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_6", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_6", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_6", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_6", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_6", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_6", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_6", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_6", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_6", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_6", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_6", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_6", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_6", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_6", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_6", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_6", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_6", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_6", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_6", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_6", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_6", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_6", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_6", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_6", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_6", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_6", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_6", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_6", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_6", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_6", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_6", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_6", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_6", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_6", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_6", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_6", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_6", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_6", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_6", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_6", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_6", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_6", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_6", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_6", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_6", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_6", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_6", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_6", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_6", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_6", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_6", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_6", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_6", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_6", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_6", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_6", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_6", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_6", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_6", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_6", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_6", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_6", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_6", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_6", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_6", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_6", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_6", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_6", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_6", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_6", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_6", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_6", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_5", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_5", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_5", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_5", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_5", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_5", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_5", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_5", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_5", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_5", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_5", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_5", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_5", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_5", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_5", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_5", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_5", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_5", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_5", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_5", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_5", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_5", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_5", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_5", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_5", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_5", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_5", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_5", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_5", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_5", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_5", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_5", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_5", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_5", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_5", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_5", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_5", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_5", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_5", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_5", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_5", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_5", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_5", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_5", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_5", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_5", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_5", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_5", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_5", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_5", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_5", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_5", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_5", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_5", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_5", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_5", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_5", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_5", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_5", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_5", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_5", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_5", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_5", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_5", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_5", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_5", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_5", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_5", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_5", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_5", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_5", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_5", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_5", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_5", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_5", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_5", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_5", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_5", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_5", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_5", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_5", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_5", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_5", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_5", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_5", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_5", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_5", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_5", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_5", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_5", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_5", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_4", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_4", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_4", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_4", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_4", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_4", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_4", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_4", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_4", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_4", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_4", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_4", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_4", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_4", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_4", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_4", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_4", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_4", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_4", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_4", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_4", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_4", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_4", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_4", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_4", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_4", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_4", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_4", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_4", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_4", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_4", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_4", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_4", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_4", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_4", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_4", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_4", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_4", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_4", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_4", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_4", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_4", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_4", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_4", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_4", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_4", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_4", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_4", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_4", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_4", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_4", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_4", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_4", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_4", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_4", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_4", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_4", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_4", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_4", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_4", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_4", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_4", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_4", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_4", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_4", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_4", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_4", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_4", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_4", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_4", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_4", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_4", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_4", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_4", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_4", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_4", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_4", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_4", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_4", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_4", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_4", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_4", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_4", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_4", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_4", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_4", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_4", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_4", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_4", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_4", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_4", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_3", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_3", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_3", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_3", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_3", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_3", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_3", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_3", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_3", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_3", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_3", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_3", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_3", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_3", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_3", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_3", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_3", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_3", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_3", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_3", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_3", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_3", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_3", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_3", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_3", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_3", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_3", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_3", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_3", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_3", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_3", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_3", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_3", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_3", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_3", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_3", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_3", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_3", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_3", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_3", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_3", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_3", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_3", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_3", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_3", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_3", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_3", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_3", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_3", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_3", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_3", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_3", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_3", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_3", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_3", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_3", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_3", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_3", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_3", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_3", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_3", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_3", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_3", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_3", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_3", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_3", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_3", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_3", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_3", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_3", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_3", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_3", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_3", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_3", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_3", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_3", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_3", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_3", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_3", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_3", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_3", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_3", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_3", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_3", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_3", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_3", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_3", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_3", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_3", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_3", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_3", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_3", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_2", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_2", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_2", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_2", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_2", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_2", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_2", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_2", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_2", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_2", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_2", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_2", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_2", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_2", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_2", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_2", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_2", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_2", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_2", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_2", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_2", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_2", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_2", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_2", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_2", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_2", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_2", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_2", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_2", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_2", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_2", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_2", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_2", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_2", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_2", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_2", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_2", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_2", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_2", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_2", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_2", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_2", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_2", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_2", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_2", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_2", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_2", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_2", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_2", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_2", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_2", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_2", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_2", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_2", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_2", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_2", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_2", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_2", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_2", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_2", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_2", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_2", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_2", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_2", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_2", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_2", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_2", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_2", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_2", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_2", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_2", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_2", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_2", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_2", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_2", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_2", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_2", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_2", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_2", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_2", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_2", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_2", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_2", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_2", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_2", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_2", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_2", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_2", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_2", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_1", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_1", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_1", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_1", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_1", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_1", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_1", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_1", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_1", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_1", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_1", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_1", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_1", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_1", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_1", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_1", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_1", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_1", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_1", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_1", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_1", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_1", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_1", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_1", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_1", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_1", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_1", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_1", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_1", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_1", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_1", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_1", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_1", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_1", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_1", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_1", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_1", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_1", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_1", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_1", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_1", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_1", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_1", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_1", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_1", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_1", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_1", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_1", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_1", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_1", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_1", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_1", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_1", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_1", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_1", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_1", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_1", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_1", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_1", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_1", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_1", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_1", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_1", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_1", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_1", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_1", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_1", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_1", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_1", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_1", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_1", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_1", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_1", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_1", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_1", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_1", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_1", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_1", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_1", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_1", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_1", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_1", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_1", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_1", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_1", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_1", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_1", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_1", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_1", "VBRK_EXT_LOGIC_OUTS_B22" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "GTX_CHANNEL_1", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_0", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_0", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_0", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_0", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_0", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_0", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_0", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_0", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_0", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_0", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_0", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_0", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_0", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_0", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_0", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_0", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_0", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_0", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_0", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_0", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_0", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_0", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_0", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_0", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_0", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_0", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_0", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_0", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_0", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_0", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_0", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_0", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_0", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_0", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_0", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_0", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_0", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_0", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_0", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_0", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_0", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_0", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_0", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_0", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_0", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_0", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_0", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_0", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_0", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_0", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_0", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_0", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_0", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_0", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_0", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_0", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_0", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_0", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_0", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_0", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_0", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_0", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_0", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_0", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_0", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_0", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_0", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_0", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_0", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_0", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_0", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_0", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_0", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_0", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_0", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_0", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B9_0", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_0", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_0", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_0", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_0", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_0", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_0", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_0", "VBRK_EXT_LOGIC_OUTS_B20" ] ] }, { "grid_deltas": [ 0, -11 ], "tile_types": [ "GTX_CHANNEL_2", "GTX_CHANNEL_3" ], "wire_pairs": [ [ "GTXE2_CHANNEL_NORTHREFCLK0", "GTXE2_CHANNEL_NORTHREFCLK0" ], [ "GTXE2_CHANNEL_NORTHREFCLK1", "GTXE2_CHANNEL_NORTHREFCLK1" ], [ "GTXE2_CHANNEL_QPLLCLK", "GTXE2_CHANNEL_QPLLCLK" ], [ "GTXE2_CHANNEL_QPLLREFCLK", "GTXE2_CHANNEL_QPLLREFCLK" ], [ "GTXE2_CHANNEL_REFCLK0", "GTXE2_CHANNEL_REFCLK0" ], [ "GTXE2_CHANNEL_REFCLK1", "GTXE2_CHANNEL_REFCLK1" ], [ "GTXE2_CHANNEL_RXOUTCLK_0", "GTXE2_CHANNEL_RXOUTCLK_0" ], [ "GTXE2_CHANNEL_RXOUTCLK_1", "GTXE2_CHANNEL_RXOUTCLK_1" ], [ "GTXE2_CHANNEL_RXOUTCLK_2", "GTXE2_CHANNEL_RXOUTCLK_2" ], [ "GTXE2_CHANNEL_RXOUTCLK_3", "GTXE2_CHANNEL_RXOUTCLK_3" ], [ "GTXE2_CHANNEL_SOUTHREFCLK0", "GTXE2_CHANNEL_SOUTHREFCLK0" ], [ "GTXE2_CHANNEL_SOUTHREFCLK1", "GTXE2_CHANNEL_SOUTHREFCLK1" ], [ "GTXE2_CHANNEL_TXOUTCLK_0", "GTXE2_CHANNEL_TXOUTCLK_0" ], [ "GTXE2_CHANNEL_TXOUTCLK_1", "GTXE2_CHANNEL_TXOUTCLK_1" ], [ "GTXE2_CHANNEL_TXOUTCLK_2", "GTXE2_CHANNEL_TXOUTCLK_2" ], [ "GTXE2_CHANNEL_TXOUTCLK_3", "GTXE2_CHANNEL_TXOUTCLK_3" ] ] }, { "grid_deltas": [ 0, 12 ], "tile_types": [ "GTX_CHANNEL_2", "GTX_COMMON" ], "wire_pairs": [ [ "GTXE2_CHANNEL_NORTHREFCLK0", "GTXE2_COMMON_NORTHREFCLK0" ], [ "GTXE2_CHANNEL_NORTHREFCLK1", "GTXE2_COMMON_NORTHREFCLK1" ], [ "GTXE2_CHANNEL_QPLLCLK", "GTXE2_COMMON_QPLLOUTCLK" ], [ "GTXE2_CHANNEL_QPLLREFCLK", "GTXE2_COMMON_QPLLOUTREFCLK" ], [ "GTXE2_CHANNEL_REFCLK0", "GTXE2_COMMON_REFCLK0" ], [ "GTXE2_CHANNEL_REFCLK1", "GTXE2_COMMON_REFCLK1" ], [ "GTXE2_CHANNEL_RXOUTCLK_0", "GTXE2_COMMON_RXOUTCLK_0" ], [ "GTXE2_CHANNEL_RXOUTCLK_1", "GTXE2_COMMON_RXOUTCLK_1" ], [ "GTXE2_CHANNEL_RXOUTCLK_2", "GTXE2_COMMON_RXOUTCLK_2" ], [ "GTXE2_CHANNEL_RXOUTCLK_3", "GTXE2_COMMON_RXOUTCLK_3" ], [ "GTXE2_CHANNEL_SOUTHREFCLK0", "GTXE2_COMMON_SOUTHREFCLK0" ], [ "GTXE2_CHANNEL_SOUTHREFCLK1", "GTXE2_COMMON_SOUTHREFCLK1" ], [ "GTXE2_CHANNEL_TXOUTCLK_0", "GTXE2_COMMON_TXOUTCLK_0" ], [ "GTXE2_CHANNEL_TXOUTCLK_1", "GTXE2_COMMON_TXOUTCLK_1" ], [ "GTXE2_CHANNEL_TXOUTCLK_2", "GTXE2_COMMON_TXOUTCLK_2" ], [ "GTXE2_CHANNEL_TXOUTCLK_3", "GTXE2_COMMON_TXOUTCLK_3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_10", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_10", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_10", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_10", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_10", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_10", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_10", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_10", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_10", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_10", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_10", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_10", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_10", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_10", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_10", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_10", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_10", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_10", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_10", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_10", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_10", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_10", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_10", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_10", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_10", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_10", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_10", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_10", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_10", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_10", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_10", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_10", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_10", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_10", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_10", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_10", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_10", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_10", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_10", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_10", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_10", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_10", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_10", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_10", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_10", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_10", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_10", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_10", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_10", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_10", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_10", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_10", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_10", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_10", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_10", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_10", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_10", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_10", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_10", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_10", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_10", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_10", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_10", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_10", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_10", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_10", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_10", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_10", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_10", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_10", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_10", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_10", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_10", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_10", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_10", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_10", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_10", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_10", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_10", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B12_10", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_10", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_10", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_10", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_10", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_10", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_10", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_10", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_10", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_10", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_10", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_9", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_9", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_9", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_9", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_9", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_9", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_9", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_9", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_9", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_9", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_9", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_9", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_9", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_9", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_9", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_9", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_9", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_9", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_9", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_9", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_9", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_9", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_9", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_9", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_9", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_9", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_9", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_9", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_9", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_9", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_9", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_9", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_9", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_9", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_9", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_9", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_9", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_9", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_9", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_9", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_9", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_9", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_9", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_9", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_9", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_9", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_9", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_9", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_9", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_9", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_9", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_9", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_9", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_9", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_9", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_9", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_9", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_9", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_9", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_9", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_9", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_9", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_9", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_9", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_9", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_9", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_9", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_9", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_9", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_9", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_9", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_9", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_9", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_9", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_9", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_9", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_9", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_9", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_9", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_9", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_9", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_9", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_9", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_9", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_9", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_9", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_9", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_9", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_9", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_9", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_9", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_9", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_8", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_8", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_8", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_8", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_8", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_8", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_8", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_8", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_8", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_8", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_8", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_8", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_8", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_8", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_8", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_8", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_8", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_8", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_8", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_8", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_8", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_8", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_8", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_8", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_8", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_8", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_8", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_8", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_8", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_8", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_8", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_8", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_8", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_8", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_8", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_8", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_8", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_8", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_8", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_8", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_8", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_8", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_8", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_8", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_8", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_8", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_8", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_8", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_8", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_8", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_8", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_8", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_8", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_8", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_8", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_8", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_8", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_8", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_8", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_8", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_8", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_8", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_8", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_8", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_8", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_8", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_8", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_8", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_8", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_8", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_8", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_8", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_8", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_8", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_8", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_8", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_8", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_8", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_8", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_8", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_8", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_8", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_8", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_8", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_8", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_8", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_8", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_8", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_8", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_8", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_8", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_8", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_7", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_7", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_7", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_7", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_7", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_7", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_7", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_7", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_7", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_7", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_7", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_7", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_7", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_7", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_7", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_7", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_7", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_7", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_7", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_7", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_7", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_7", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_7", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_7", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_7", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_7", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_7", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_7", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_7", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_7", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_7", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_7", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_7", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_7", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_7", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_7", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_7", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_7", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_7", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_7", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_7", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_7", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_7", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_7", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_7", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_7", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_7", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_7", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_7", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_7", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_7", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_7", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_7", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_7", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_7", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_7", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_7", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_7", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_7", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_7", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_7", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_7", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_7", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_7", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_7", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_7", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_7", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_7", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_7", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_7", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_7", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_7", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_7", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_7", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_7", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_7", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_7", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_7", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_7", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_7", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_7", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_7", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_7", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_7", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_7", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B18_7", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_7", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_7", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_7", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_7", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_6", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_6", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_6", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_6", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_6", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_6", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_6", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_6", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_6", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_6", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_6", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_6", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_6", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_6", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_6", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_6", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_6", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_6", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_6", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_6", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_6", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_6", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_6", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_6", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_6", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_6", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_6", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_6", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_6", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_6", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_6", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_6", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_6", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_6", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_6", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_6", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_6", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_6", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_6", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_6", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_6", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_6", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_6", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_6", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_6", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_6", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_6", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_6", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_6", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_6", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_6", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_6", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_6", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_6", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_6", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_6", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_6", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_6", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_6", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_6", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_6", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_6", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_6", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_6", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_6", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_6", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_6", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_6", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_6", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_6", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_6", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_6", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_6", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_6", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_6", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_6", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_6", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_6", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_6", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_6", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_6", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_6", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_6", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_6", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_6", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_6", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_6", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_6", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_6", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_6", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_5", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_5", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_5", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_5", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_5", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_5", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_5", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_5", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_5", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_5", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_5", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_5", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_5", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_5", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_5", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_5", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_5", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_5", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_5", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_5", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_5", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_5", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_5", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_5", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_5", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_5", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_5", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_5", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_5", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_5", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_5", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_5", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_5", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_5", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_5", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_5", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_5", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_5", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_5", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_5", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_5", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_5", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_5", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_5", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_5", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_5", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_5", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_5", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_5", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_5", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_5", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_5", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_5", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_5", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_5", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_5", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_5", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_5", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_5", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_5", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_5", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_5", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_5", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_5", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_5", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_5", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_5", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_5", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_5", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_5", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_5", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_5", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_5", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_5", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_5", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_5", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_5", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_5", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_5", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_5", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_5", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_5", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_5", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_5", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_5", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_5", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_5", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_5", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_5", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_5", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_5", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_4", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_4", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_4", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_4", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_4", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_4", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_4", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_4", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_4", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_4", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_4", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_4", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_4", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_4", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_4", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_4", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_4", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_4", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_4", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_4", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_4", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_4", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_4", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_4", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_4", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_4", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_4", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_4", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_4", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_4", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_4", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_4", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_4", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_4", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_4", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_4", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_4", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_4", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_4", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_4", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_4", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_4", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_4", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_4", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_4", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_4", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_4", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_4", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_4", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_4", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_4", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_4", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_4", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_4", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_4", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_4", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_4", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_4", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_4", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_4", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_4", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_4", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_4", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_4", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_4", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_4", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_4", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_4", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_4", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_4", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_4", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_4", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_4", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_4", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_4", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_4", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_4", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_4", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_4", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_4", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_4", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_4", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_4", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_4", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_4", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_4", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_4", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_4", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_4", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_4", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_4", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_3", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_3", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_3", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_3", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_3", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_3", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_3", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_3", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_3", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_3", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_3", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_3", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_3", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_3", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_3", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_3", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_3", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_3", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_3", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_3", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_3", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_3", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_3", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_3", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_3", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_3", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_3", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_3", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_3", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_3", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_3", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_3", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_3", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_3", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_3", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_3", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_3", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_3", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_3", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_3", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_3", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_3", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_3", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_3", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_3", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_3", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_3", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_3", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_3", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_3", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_3", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_3", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_3", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_3", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_3", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_3", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_3", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_3", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_3", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_3", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_3", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_3", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_3", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_3", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_3", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_3", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_3", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_3", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_3", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_3", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_3", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_3", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_3", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_3", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_3", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_3", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_3", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_3", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_3", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_3", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_3", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_3", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_3", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_3", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_3", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_3", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_3", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_3", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_3", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_3", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_3", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_3", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_2", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_2", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_2", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_2", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_2", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_2", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_2", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_2", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_2", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_2", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_2", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_2", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_2", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_2", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_2", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_2", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_2", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_2", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_2", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_2", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_2", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_2", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_2", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_2", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_2", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_2", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_2", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_2", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_2", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_2", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_2", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_2", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_2", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_2", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_2", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_2", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_2", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_2", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_2", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_2", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_2", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_2", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_2", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_2", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_2", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_2", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_2", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_2", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_2", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_2", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_2", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_2", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_2", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_2", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_2", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_2", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_2", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_2", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_2", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_2", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_2", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_2", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_2", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_2", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_2", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_2", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_2", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_2", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_2", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_2", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_2", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_2", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_2", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_2", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_2", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_2", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_2", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_2", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_2", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_2", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_2", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_2", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_2", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_2", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_2", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_2", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_2", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_2", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_2", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_1", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_1", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_1", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_1", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_1", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_1", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_1", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_1", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_1", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_1", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_1", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_1", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_1", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_1", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_1", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_1", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_1", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_1", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_1", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_1", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_1", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_1", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_1", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_1", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_1", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_1", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_1", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_1", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_1", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_1", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_1", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_1", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_1", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_1", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_1", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_1", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_1", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_1", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_1", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_1", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_1", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_1", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_1", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_1", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_1", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_1", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_1", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_1", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_1", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_1", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_1", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_1", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_1", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_1", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_1", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_1", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_1", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_1", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_1", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_1", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_1", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_1", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_1", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_1", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_1", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_1", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_1", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_1", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_1", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_1", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_1", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_1", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_1", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_1", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_1", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_1", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_1", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_1", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_1", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_1", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_1", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_1", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_1", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_1", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_1", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_1", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_1", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_1", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_1", "VBRK_EXT_LOGIC_OUTS_B22" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "GTX_CHANNEL_2", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_0", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_0", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_0", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_0", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_0", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_0", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_0", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_0", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_0", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_0", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_0", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_0", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_0", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_0", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_0", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_0", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_0", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_0", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_0", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_0", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_0", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_0", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_0", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_0", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_0", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_0", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_0", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_0", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_0", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_0", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_0", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_0", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_0", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_0", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_0", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_0", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_0", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_0", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_0", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_0", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_0", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_0", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_0", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_0", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_0", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_0", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_0", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_0", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_0", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_0", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_0", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_0", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_0", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_0", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_0", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_0", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_0", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_0", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_0", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_0", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_0", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_0", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_0", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_0", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_0", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_0", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_0", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_0", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_0", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_0", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_0", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_0", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_0", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_0", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_0", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_0", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B9_0", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_0", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_0", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_0", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_0", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_0", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_0", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_0", "VBRK_EXT_LOGIC_OUTS_B20" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_10", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_10", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_10", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_10", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_10", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_10", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_10", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_10", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_10", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_10", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_10", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_10", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_10", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_10", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_10", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_10", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_10", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_10", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_10", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_10", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_10", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_10", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_10", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_10", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_10", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_10", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_10", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_10", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_10", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_10", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_10", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_10", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_10", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_10", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_10", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_10", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_10", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_10", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_10", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_10", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_10", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_10", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_10", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_10", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_10", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_10", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_10", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_10", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_10", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_10", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_10", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_10", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_10", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_10", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_10", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_10", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_10", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_10", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_10", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_10", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_10", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_10", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_10", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_10", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_10", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_10", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_10", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_10", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_10", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_10", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_10", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_10", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_10", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_10", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_10", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_10", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_10", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_10", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_10", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B12_10", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_10", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_10", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_10", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_10", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_10", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_10", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_10", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_10", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_10", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_10", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_9", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_9", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_9", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_9", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_9", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_9", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_9", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_9", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_9", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_9", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_9", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_9", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_9", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_9", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_9", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_9", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_9", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_9", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_9", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_9", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_9", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_9", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_9", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_9", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_9", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_9", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_9", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_9", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_9", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_9", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_9", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_9", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_9", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_9", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_9", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_9", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_9", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_9", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_9", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_9", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_9", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_9", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_9", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_9", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_9", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_9", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_9", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_9", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_9", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_9", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_9", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_9", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_9", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_9", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_9", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_9", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_9", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_9", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_9", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_9", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_9", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_9", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_9", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_9", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_9", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_9", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_9", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_9", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_9", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_9", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_9", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_9", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_9", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_9", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_9", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_9", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_9", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_9", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_9", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_9", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_9", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_9", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_9", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_9", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_9", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_9", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_9", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_9", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_9", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_9", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_9", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_9", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_8", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_8", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_8", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_8", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_8", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_8", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_8", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_8", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_8", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_8", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_8", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_8", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_8", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_8", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_8", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_8", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_8", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_8", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_8", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_8", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_8", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_8", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_8", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_8", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_8", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_8", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_8", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_8", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_8", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_8", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_8", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_8", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_8", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_8", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_8", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_8", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_8", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_8", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_8", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_8", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_8", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_8", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_8", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_8", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_8", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_8", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_8", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_8", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_8", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_8", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_8", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_8", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_8", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_8", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_8", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_8", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_8", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_8", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_8", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_8", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_8", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_8", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_8", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_8", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_8", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_8", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_8", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_8", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_8", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_8", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_8", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_8", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_8", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_8", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_8", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_8", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_8", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_8", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_8", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_8", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_8", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_8", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_8", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_8", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_8", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_8", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_8", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_8", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_8", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_8", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_8", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_8", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_7", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_7", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_7", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_7", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_7", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_7", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_7", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_7", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_7", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_7", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_7", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_7", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_7", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_7", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_7", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_7", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_7", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_7", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_7", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_7", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_7", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_7", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_7", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_7", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_7", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_7", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_7", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_7", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_7", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_7", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_7", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_7", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_7", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_7", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_7", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_7", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_7", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_7", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_7", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_7", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_7", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_7", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_7", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_7", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_7", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_7", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_7", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_7", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_7", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_7", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_7", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_7", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_7", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_7", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_7", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_7", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_7", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_7", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_7", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_7", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_7", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_7", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_7", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_7", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_7", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_7", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_7", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_7", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_7", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_7", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_7", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_7", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_7", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_7", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_7", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_7", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_7", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_7", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_7", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_7", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_7", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_7", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_7", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_7", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_7", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B18_7", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_7", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_7", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_7", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_7", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_6", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_6", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_6", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_6", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_6", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_6", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_6", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_6", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_6", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_6", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_6", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_6", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_6", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_6", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_6", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_6", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_6", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_6", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_6", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_6", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_6", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_6", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_6", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_6", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_6", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_6", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_6", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_6", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_6", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_6", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_6", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_6", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_6", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_6", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_6", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_6", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_6", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_6", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_6", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_6", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_6", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_6", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_6", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_6", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_6", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_6", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_6", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_6", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_6", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_6", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_6", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_6", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_6", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_6", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_6", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_6", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_6", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_6", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_6", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_6", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_6", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_6", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_6", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_6", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_6", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_6", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_6", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_6", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_6", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_6", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_6", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_6", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_6", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_6", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_6", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_6", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_6", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_6", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_6", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_6", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_6", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_6", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_6", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_6", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_6", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_6", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_6", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_6", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_6", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_6", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_5", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_5", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_5", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_5", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_5", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_5", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_5", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_5", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_5", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_5", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_5", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_5", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_5", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_5", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_5", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_5", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_5", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_5", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_5", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_5", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_5", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_5", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_5", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_5", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_5", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_5", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_5", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_5", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_5", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_5", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_5", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_5", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_5", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_5", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_5", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_5", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_5", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_5", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_5", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_5", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_5", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_5", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_5", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_5", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_5", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_5", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_5", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_5", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_5", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_5", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_5", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_5", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_5", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_5", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_5", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_5", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_5", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_5", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_5", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_5", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_5", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_5", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_5", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_5", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_5", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_5", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_5", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_5", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_5", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_5", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_5", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_5", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_5", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_5", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_5", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_5", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_5", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_5", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_5", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_5", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_5", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_5", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_5", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_5", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_5", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_5", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_5", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_5", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_5", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_5", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_5", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_4", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_4", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_4", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_4", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_4", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_4", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_4", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_4", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_4", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_4", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_4", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_4", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_4", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_4", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_4", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_4", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_4", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_4", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_4", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_4", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_4", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_4", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_4", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_4", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_4", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_4", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_4", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_4", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_4", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_4", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_4", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_4", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_4", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_4", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_4", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_4", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_4", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_4", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_4", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_4", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_4", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_4", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_4", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_4", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_4", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_4", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_4", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_4", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_4", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_4", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_4", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_4", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_4", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_4", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_4", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_4", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_4", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_4", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_4", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_4", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_4", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_4", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_4", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_4", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_4", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_4", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_4", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_4", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_4", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_4", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_4", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_4", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_4", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_4", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_4", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_4", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_4", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_4", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_4", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_4", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_4", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_4", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_4", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_4", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_4", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_4", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_4", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_4", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_4", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_4", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_4", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_3", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_3", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_3", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_3", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_3", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_3", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_3", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_3", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_3", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_3", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_3", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_3", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_3", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_3", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_3", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_3", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_3", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_3", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_3", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_3", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_3", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_3", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_3", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_3", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_3", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_3", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_3", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_3", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_3", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_3", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_3", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_3", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_3", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_3", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_3", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_3", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_3", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_3", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_3", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_3", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_3", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_3", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_3", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_3", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_3", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_3", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_3", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_3", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_3", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_3", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_3", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_3", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_3", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_3", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_3", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_3", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_3", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_3", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_3", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_3", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_3", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_3", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_3", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_3", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_3", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_3", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_3", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_3", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_3", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_3", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_3", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_3", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_3", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_3", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_3", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_3", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_3", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_3", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_3", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_3", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_3", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_3", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_3", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_3", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_3", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_3", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_3", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_3", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_3", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_3", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_3", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_3", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_2", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_2", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_2", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_2", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_2", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_2", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_2", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_2", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_2", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_2", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_2", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_2", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_2", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_2", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_2", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_2", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_2", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_2", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_2", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_2", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_2", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_2", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_2", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_2", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_2", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_2", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_2", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_2", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_2", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_2", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_2", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_2", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_2", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_2", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_2", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_2", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_2", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_2", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_2", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_2", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_2", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_2", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_2", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_2", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_2", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_2", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_2", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_2", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_2", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_2", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_2", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_2", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_2", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_2", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_2", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_2", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_2", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_2", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_2", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_2", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_2", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_2", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_2", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_2", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_2", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_2", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_2", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_2", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_2", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_2", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_2", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_2", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_2", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_2", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_2", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_2", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_2", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_2", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_2", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_2", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_2", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_2", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_2", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_2", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_2", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_2", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B21_2", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B22_2", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "GTXE2_LOGIC_OUTS_B23_2", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_1", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_1", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_1", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_1", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_1", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_1", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_1", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_1", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_1", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_1", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_1", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_1", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_1", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_1", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_1", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_1", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_1", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_1", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_1", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_1", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_1", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_1", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_1", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_1", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_1", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_1", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_1", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_1", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_1", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_1", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_1", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_1", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_1", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_1", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_1", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_1", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_1", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_1", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_1", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_1", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_1", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_1", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_1", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_1", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_1", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_1", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_1", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_1", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_1", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_1", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_1", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_1", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_1", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_1", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_1", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_1", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_1", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_1", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_1", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_1", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_1", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_1", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_1", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_1", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_1", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_1", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_1", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_1", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_1", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_1", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_1", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_1", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_1", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_1", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_1", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_1", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B8_1", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_1", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_1", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_1", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_1", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_1", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_1", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B16_1", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_1", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B18_1", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B19_1", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_1", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_1", "VBRK_EXT_LOGIC_OUTS_B22" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "GTX_CHANNEL_3", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_0", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_0", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_0", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_0", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_0", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_0", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_0", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_0", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_0", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_0", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_0", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_0", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_0", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_0", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_0", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_0", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_0", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_0", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_0", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_0", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_0", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_0", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_0", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_0", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_0", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_0", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_0", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_0", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_0", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_0", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_0", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_0", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_0", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_0", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_0", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_0", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_0", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_0", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_0", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_0", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_0", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_0", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_0", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_0", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_0", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_0", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_0", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_0", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_0", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_0", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_0", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_0", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_0", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_0", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_0", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_0", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_0", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_0", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_0", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_0", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_0", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_0", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_0", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_0", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_0", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_0", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_0", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_0", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B0_0", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "GTXE2_LOGIC_OUTS_B1_0", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "GTXE2_LOGIC_OUTS_B2_0", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B3_0", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "GTXE2_LOGIC_OUTS_B4_0", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "GTXE2_LOGIC_OUTS_B5_0", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "GTXE2_LOGIC_OUTS_B6_0", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "GTXE2_LOGIC_OUTS_B7_0", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "GTXE2_LOGIC_OUTS_B9_0", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_0", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_0", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B13_0", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B16_0", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B17_0", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_0", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B20_0", "VBRK_EXT_LOGIC_OUTS_B20" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "GTX_COMMON", "HCLK_TERM_GTX" ], "wire_pairs": [ [ "GTXE2_COMMON_MGT_CLK0", "HCLK_TERM_GTX_CK_IN4" ], [ "GTXE2_COMMON_MGT_CLK1", "HCLK_TERM_GTX_CK_IN5" ], [ "GTXE2_COMMON_MGT_CLK2", "HCLK_TERM_GTX_CK_IN6" ], [ "GTXE2_COMMON_MGT_CLK3", "HCLK_TERM_GTX_CK_IN7" ], [ "GTXE2_COMMON_MGT_CLK4", "HCLK_TERM_GTX_CK_IN8" ], [ "GTXE2_COMMON_MGT_CLK5", "HCLK_TERM_GTX_CK_IN9" ], [ "GTXE2_COMMON_MGT_CLK6", "HCLK_TERM_GTX_CK_IN10" ], [ "GTXE2_COMMON_MGT_CLK7", "HCLK_TERM_GTX_CK_IN11" ], [ "GTXE2_COMMON_MGT_CLK8", "HCLK_TERM_GTX_CK_IN12" ], [ "GTXE2_COMMON_MGT_CLK9", "HCLK_TERM_GTX_CK_IN13" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "GTX_COMMON", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_5", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_5", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_5", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_5", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_5", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_5", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_5", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_5", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_5", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_5", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_5", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_5", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_5", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_5", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_5", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_5", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_5", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_5", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_5", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_5", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_5", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_5", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_5", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_5", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_5", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_5", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_5", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_5", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_5", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_5", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_5", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_5", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_5", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_5", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_5", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_5", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_5", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_5", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_5", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_5", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_5", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_5", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_5", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_5", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_5", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_5", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_5", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_5", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_5", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_5", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_5", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_5", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_5", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_5", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_5", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_5", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_5", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_5", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_5", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_5", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_5", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_5", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_5", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_5", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_5", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_5", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_5", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_5", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B9_5", "VBRK_EXT_LOGIC_OUTS_B9" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "GTX_COMMON", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_4", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_4", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_4", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_4", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_4", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_4", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_4", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_4", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_4", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_4", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_4", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_4", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_4", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_4", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_4", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_4", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_4", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_4", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_4", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_4", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_4", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_4", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_4", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_4", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_4", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_4", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_4", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_4", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_4", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_4", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_4", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_4", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_4", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_4", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_4", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_4", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_4", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_4", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_4", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_4", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_4", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_4", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_4", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_4", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_4", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_4", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_4", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_4", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_4", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_4", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_4", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_4", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_4", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_4", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_4", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_4", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_4", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_4", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_4", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_4", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_4", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_4", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_4", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_4", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_4", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_4", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_4", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_4", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B9_4", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B16_4", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "GTXE2_LOGIC_OUTS_B18_4", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "GTXE2_LOGIC_OUTS_B20_4", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "GTXE2_LOGIC_OUTS_B22_4", "VBRK_EXT_LOGIC_OUTS_B22" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "GTX_COMMON", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_3", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_3", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_3", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_3", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_3", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_3", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_3", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_3", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_3", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_3", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_3", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_3", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_3", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_3", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_3", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_3", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_3", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_3", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_3", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_3", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_3", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_3", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_3", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_3", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_3", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_3", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_3", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_3", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_3", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_3", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_3", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_3", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_3", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_3", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_3", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_3", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_3", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_3", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_3", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_3", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_3", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_3", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_3", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_3", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_3", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_3", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_3", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_3", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_3", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_3", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_3", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_3", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_3", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_3", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_3", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_3", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_3", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_3", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_3", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_3", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_3", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_3", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_3", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_3", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_3", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_3", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_3", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_3", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B2_3", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "GTXE2_LOGIC_OUTS_B9_3", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_3", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B17_3", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "GTXE2_LOGIC_OUTS_B19_3", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "GTXE2_LOGIC_OUTS_B21_3", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "GTXE2_LOGIC_OUTS_B23_3", "VBRK_EXT_LOGIC_OUTS_B23" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "GTX_COMMON", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_2", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_2", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_2", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_2", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_2", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_2", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_2", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_2", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_2", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_2", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_2", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_2", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_2", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_2", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_2", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_2", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_2", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_2", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_2", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_2", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_2", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_2", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_2", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_2", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_2", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_2", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_2", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_2", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_2", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_2", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_2", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_2", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_2", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_2", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_2", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_2", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_2", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_2", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_2", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_2", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_2", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_2", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_2", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_2", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_2", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_2", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_2", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_2", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_2", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_2", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_2", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_2", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_2", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_2", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_2", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_2", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_2", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_2", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_2", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_2", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_2", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_2", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_2", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_2", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_2", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_2", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_2", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_2", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B9_2", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_2", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B14_2", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B19_2", "VBRK_EXT_LOGIC_OUTS_B19" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "GTX_COMMON", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_1", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_1", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_1", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_1", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_1", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_1", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_1", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_1", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_1", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_1", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_1", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_1", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_1", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_1", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_1", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_1", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_1", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_1", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_1", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_1", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_1", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_1", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_1", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_1", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_1", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_1", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_1", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_1", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_1", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_1", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_1", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_1", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_1", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_1", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_1", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_1", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_1", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_1", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_1", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_1", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_1", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_1", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_1", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_1", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_1", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_1", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_1", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_1", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_1", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_1", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_1", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_1", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_1", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_1", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_1", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_1", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_1", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_1", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_1", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_1", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_1", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_1", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_1", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_1", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_1", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_1", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_1", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_1", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B8_1", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_1", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_1", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_1", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_1", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_1", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_1", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_1", "VBRK_EXT_LOGIC_OUTS_B15" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "GTX_COMMON", "VBRK_EXT" ], "wire_pairs": [ [ "GTXE2_BYP0_0", "VBRK_EXT_BYP0" ], [ "GTXE2_BYP1_0", "VBRK_EXT_BYP1" ], [ "GTXE2_BYP2_0", "VBRK_EXT_BYP2" ], [ "GTXE2_BYP3_0", "VBRK_EXT_BYP3" ], [ "GTXE2_BYP4_0", "VBRK_EXT_BYP4" ], [ "GTXE2_BYP5_0", "VBRK_EXT_BYP5" ], [ "GTXE2_BYP6_0", "VBRK_EXT_BYP6" ], [ "GTXE2_BYP7_0", "VBRK_EXT_BYP7" ], [ "GTXE2_CLK0_0", "VBRK_EXT_CLK0" ], [ "GTXE2_CLK1_0", "VBRK_EXT_CLK1" ], [ "GTXE2_CTRL0_0", "VBRK_EXT_CTRL0" ], [ "GTXE2_CTRL1_0", "VBRK_EXT_CTRL1" ], [ "GTXE2_FAN0_0", "VBRK_EXT_FAN0" ], [ "GTXE2_FAN1_0", "VBRK_EXT_FAN1" ], [ "GTXE2_FAN2_0", "VBRK_EXT_FAN2" ], [ "GTXE2_FAN3_0", "VBRK_EXT_FAN3" ], [ "GTXE2_FAN4_0", "VBRK_EXT_FAN4" ], [ "GTXE2_FAN5_0", "VBRK_EXT_FAN5" ], [ "GTXE2_FAN6_0", "VBRK_EXT_FAN6" ], [ "GTXE2_FAN7_0", "VBRK_EXT_FAN7" ], [ "GTXE2_IMUX0_0", "VBRK_EXT_IMUX0" ], [ "GTXE2_IMUX1_0", "VBRK_EXT_IMUX1" ], [ "GTXE2_IMUX2_0", "VBRK_EXT_IMUX2" ], [ "GTXE2_IMUX3_0", "VBRK_EXT_IMUX3" ], [ "GTXE2_IMUX4_0", "VBRK_EXT_IMUX4" ], [ "GTXE2_IMUX5_0", "VBRK_EXT_IMUX5" ], [ "GTXE2_IMUX6_0", "VBRK_EXT_IMUX6" ], [ "GTXE2_IMUX7_0", "VBRK_EXT_IMUX7" ], [ "GTXE2_IMUX8_0", "VBRK_EXT_IMUX8" ], [ "GTXE2_IMUX9_0", "VBRK_EXT_IMUX9" ], [ "GTXE2_IMUX10_0", "VBRK_EXT_IMUX10" ], [ "GTXE2_IMUX11_0", "VBRK_EXT_IMUX11" ], [ "GTXE2_IMUX12_0", "VBRK_EXT_IMUX12" ], [ "GTXE2_IMUX13_0", "VBRK_EXT_IMUX13" ], [ "GTXE2_IMUX14_0", "VBRK_EXT_IMUX14" ], [ "GTXE2_IMUX15_0", "VBRK_EXT_IMUX15" ], [ "GTXE2_IMUX16_0", "VBRK_EXT_IMUX16" ], [ "GTXE2_IMUX17_0", "VBRK_EXT_IMUX17" ], [ "GTXE2_IMUX18_0", "VBRK_EXT_IMUX18" ], [ "GTXE2_IMUX19_0", "VBRK_EXT_IMUX19" ], [ "GTXE2_IMUX20_0", "VBRK_EXT_IMUX20" ], [ "GTXE2_IMUX21_0", "VBRK_EXT_IMUX21" ], [ "GTXE2_IMUX22_0", "VBRK_EXT_IMUX22" ], [ "GTXE2_IMUX23_0", "VBRK_EXT_IMUX23" ], [ "GTXE2_IMUX24_0", "VBRK_EXT_IMUX24" ], [ "GTXE2_IMUX25_0", "VBRK_EXT_IMUX25" ], [ "GTXE2_IMUX26_0", "VBRK_EXT_IMUX26" ], [ "GTXE2_IMUX27_0", "VBRK_EXT_IMUX27" ], [ "GTXE2_IMUX28_0", "VBRK_EXT_IMUX28" ], [ "GTXE2_IMUX29_0", "VBRK_EXT_IMUX29" ], [ "GTXE2_IMUX30_0", "VBRK_EXT_IMUX30" ], [ "GTXE2_IMUX31_0", "VBRK_EXT_IMUX31" ], [ "GTXE2_IMUX32_0", "VBRK_EXT_IMUX32" ], [ "GTXE2_IMUX33_0", "VBRK_EXT_IMUX33" ], [ "GTXE2_IMUX34_0", "VBRK_EXT_IMUX34" ], [ "GTXE2_IMUX35_0", "VBRK_EXT_IMUX35" ], [ "GTXE2_IMUX36_0", "VBRK_EXT_IMUX36" ], [ "GTXE2_IMUX37_0", "VBRK_EXT_IMUX37" ], [ "GTXE2_IMUX38_0", "VBRK_EXT_IMUX38" ], [ "GTXE2_IMUX39_0", "VBRK_EXT_IMUX39" ], [ "GTXE2_IMUX40_0", "VBRK_EXT_IMUX40" ], [ "GTXE2_IMUX41_0", "VBRK_EXT_IMUX41" ], [ "GTXE2_IMUX42_0", "VBRK_EXT_IMUX42" ], [ "GTXE2_IMUX43_0", "VBRK_EXT_IMUX43" ], [ "GTXE2_IMUX44_0", "VBRK_EXT_IMUX44" ], [ "GTXE2_IMUX45_0", "VBRK_EXT_IMUX45" ], [ "GTXE2_IMUX46_0", "VBRK_EXT_IMUX46" ], [ "GTXE2_IMUX47_0", "VBRK_EXT_IMUX47" ], [ "GTXE2_LOGIC_OUTS_B8_0", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "GTXE2_LOGIC_OUTS_B9_0", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "GTXE2_LOGIC_OUTS_B10_0", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "GTXE2_LOGIC_OUTS_B11_0", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "GTXE2_LOGIC_OUTS_B12_0", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "GTXE2_LOGIC_OUTS_B13_0", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "GTXE2_LOGIC_OUTS_B14_0", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "GTXE2_LOGIC_OUTS_B15_0", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "GTXE2_LOGIC_OUTS_B21_0", "VBRK_EXT_LOGIC_OUTS_B21" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "GTX_INT_INTERFACE", "INT_R" ], "wire_pairs": [ [ "GTXE2_INT_INTERFACE_IMUX0", "IMUX0" ], [ "GTXE2_INT_INTERFACE_IMUX1", "IMUX1" ], [ "GTXE2_INT_INTERFACE_IMUX2", "IMUX2" ], [ "GTXE2_INT_INTERFACE_IMUX3", "IMUX3" ], [ "GTXE2_INT_INTERFACE_IMUX4", "IMUX4" ], [ "GTXE2_INT_INTERFACE_IMUX5", "IMUX5" ], [ "GTXE2_INT_INTERFACE_IMUX6", "IMUX6" ], [ "GTXE2_INT_INTERFACE_IMUX7", "IMUX7" ], [ "GTXE2_INT_INTERFACE_IMUX8", "IMUX8" ], [ "GTXE2_INT_INTERFACE_IMUX9", "IMUX9" ], [ "GTXE2_INT_INTERFACE_IMUX10", "IMUX10" ], [ "GTXE2_INT_INTERFACE_IMUX11", "IMUX11" ], [ "GTXE2_INT_INTERFACE_IMUX12", "IMUX12" ], [ "GTXE2_INT_INTERFACE_IMUX13", "IMUX13" ], [ "GTXE2_INT_INTERFACE_IMUX14", "IMUX14" ], [ "GTXE2_INT_INTERFACE_IMUX15", "IMUX15" ], [ "GTXE2_INT_INTERFACE_IMUX16", "IMUX16" ], [ "GTXE2_INT_INTERFACE_IMUX17", "IMUX17" ], [ "GTXE2_INT_INTERFACE_IMUX18", "IMUX18" ], [ "GTXE2_INT_INTERFACE_IMUX19", "IMUX19" ], [ "GTXE2_INT_INTERFACE_IMUX20", "IMUX20" ], [ "GTXE2_INT_INTERFACE_IMUX21", "IMUX21" ], [ "GTXE2_INT_INTERFACE_IMUX22", "IMUX22" ], [ "GTXE2_INT_INTERFACE_IMUX23", "IMUX23" ], [ "GTXE2_INT_INTERFACE_IMUX24", "IMUX24" ], [ "GTXE2_INT_INTERFACE_IMUX25", "IMUX25" ], [ "GTXE2_INT_INTERFACE_IMUX26", "IMUX26" ], [ "GTXE2_INT_INTERFACE_IMUX27", "IMUX27" ], [ "GTXE2_INT_INTERFACE_IMUX28", "IMUX28" ], [ "GTXE2_INT_INTERFACE_IMUX29", "IMUX29" ], [ "GTXE2_INT_INTERFACE_IMUX30", "IMUX30" ], [ "GTXE2_INT_INTERFACE_IMUX31", "IMUX31" ], [ "GTXE2_INT_INTERFACE_IMUX32", "IMUX32" ], [ "GTXE2_INT_INTERFACE_IMUX33", "IMUX33" ], [ "GTXE2_INT_INTERFACE_IMUX34", "IMUX34" ], [ "GTXE2_INT_INTERFACE_IMUX35", "IMUX35" ], [ "GTXE2_INT_INTERFACE_IMUX36", "IMUX36" ], [ "GTXE2_INT_INTERFACE_IMUX37", "IMUX37" ], [ "GTXE2_INT_INTERFACE_IMUX38", "IMUX38" ], [ "GTXE2_INT_INTERFACE_IMUX39", "IMUX39" ], [ "GTXE2_INT_INTERFACE_IMUX40", "IMUX40" ], [ "GTXE2_INT_INTERFACE_IMUX41", "IMUX41" ], [ "GTXE2_INT_INTERFACE_IMUX42", "IMUX42" ], [ "GTXE2_INT_INTERFACE_IMUX43", "IMUX43" ], [ "GTXE2_INT_INTERFACE_IMUX44", "IMUX44" ], [ "GTXE2_INT_INTERFACE_IMUX45", "IMUX45" ], [ "GTXE2_INT_INTERFACE_IMUX46", "IMUX46" ], [ "GTXE2_INT_INTERFACE_IMUX47", "IMUX47" ], [ "INT_INTERFACE_BYP0", "BYP0" ], [ "INT_INTERFACE_BYP1", "BYP1" ], [ "INT_INTERFACE_BYP2", "BYP2" ], [ "INT_INTERFACE_BYP3", "BYP3" ], [ "INT_INTERFACE_BYP4", "BYP4" ], [ "INT_INTERFACE_BYP5", "BYP5" ], [ "INT_INTERFACE_BYP6", "BYP6" ], [ "INT_INTERFACE_BYP7", "BYP7" ], [ "INT_INTERFACE_CLK0", "CLK0" ], [ "INT_INTERFACE_CLK1", "CLK1" ], [ "INT_INTERFACE_CTRL0", "CTRL0" ], [ "INT_INTERFACE_CTRL1", "CTRL1" ], [ "INT_INTERFACE_EE2A0", "EE2A0" ], [ "INT_INTERFACE_EE2A1", "EE2A1" ], [ "INT_INTERFACE_EE2A2", "EE2A2" ], [ "INT_INTERFACE_EE2A3", "EE2A3" ], [ "INT_INTERFACE_EE2BEG0", "EE2BEG0" ], [ "INT_INTERFACE_EE2BEG1", "EE2BEG1" ], [ "INT_INTERFACE_EE2BEG2", "EE2BEG2" ], [ "INT_INTERFACE_EE2BEG3", "EE2BEG3" ], [ "INT_INTERFACE_EE4A0", "EE4A0" ], [ "INT_INTERFACE_EE4A1", "EE4A1" ], [ "INT_INTERFACE_EE4A2", "EE4A2" ], [ "INT_INTERFACE_EE4A3", "EE4A3" ], [ "INT_INTERFACE_EE4B0", "EE4B0" ], [ "INT_INTERFACE_EE4B1", "EE4B1" ], [ "INT_INTERFACE_EE4B2", "EE4B2" ], [ "INT_INTERFACE_EE4B3", "EE4B3" ], [ "INT_INTERFACE_EE4BEG0", "EE4BEG0" ], [ "INT_INTERFACE_EE4BEG1", "EE4BEG1" ], [ "INT_INTERFACE_EE4BEG2", "EE4BEG2" ], [ "INT_INTERFACE_EE4BEG3", "EE4BEG3" ], [ "INT_INTERFACE_EE4C0", "EE4C0" ], [ "INT_INTERFACE_EE4C1", "EE4C1" ], [ "INT_INTERFACE_EE4C2", "EE4C2" ], [ "INT_INTERFACE_EE4C3", "EE4C3" ], [ "INT_INTERFACE_EL1BEG0", "EL1BEG0" ], [ "INT_INTERFACE_EL1BEG1", "EL1BEG1" ], [ "INT_INTERFACE_EL1BEG2", "EL1BEG2" ], [ "INT_INTERFACE_EL1BEG3", "EL1BEG3" ], [ "INT_INTERFACE_ER1BEG0", "ER1BEG0" ], [ "INT_INTERFACE_ER1BEG1", "ER1BEG1" ], [ "INT_INTERFACE_ER1BEG2", "ER1BEG2" ], [ "INT_INTERFACE_ER1BEG3", "ER1BEG3" ], [ "INT_INTERFACE_FAN0", "FAN0" ], [ "INT_INTERFACE_FAN1", "FAN1" ], [ "INT_INTERFACE_FAN2", "FAN2" ], [ "INT_INTERFACE_FAN3", "FAN3" ], [ "INT_INTERFACE_FAN4", "FAN4" ], [ "INT_INTERFACE_FAN5", "FAN5" ], [ "INT_INTERFACE_FAN6", "FAN6" ], [ "INT_INTERFACE_FAN7", "FAN7" ], [ "INT_INTERFACE_LH1", "LH1" ], [ "INT_INTERFACE_LH2", "LH2" ], [ "INT_INTERFACE_LH3", "LH3" ], [ "INT_INTERFACE_LH4", "LH4" ], [ "INT_INTERFACE_LH5", "LH5" ], [ "INT_INTERFACE_LH6", "LH6" ], [ "INT_INTERFACE_LH7", "LH7" ], [ "INT_INTERFACE_LH8", "LH8" ], [ "INT_INTERFACE_LH9", "LH9" ], [ "INT_INTERFACE_LH10", "LH10" ], [ "INT_INTERFACE_LH11", "LH11" ], [ "INT_INTERFACE_LH12", "LH12" ], [ "INT_INTERFACE_LOGIC_OUTS0", "LOGIC_OUTS0" ], [ "INT_INTERFACE_LOGIC_OUTS1", "LOGIC_OUTS1" ], [ "INT_INTERFACE_LOGIC_OUTS2", "LOGIC_OUTS2" ], [ "INT_INTERFACE_LOGIC_OUTS3", "LOGIC_OUTS3" ], [ "INT_INTERFACE_LOGIC_OUTS4", "LOGIC_OUTS4" ], [ "INT_INTERFACE_LOGIC_OUTS5", "LOGIC_OUTS5" ], [ "INT_INTERFACE_LOGIC_OUTS6", "LOGIC_OUTS6" ], [ "INT_INTERFACE_LOGIC_OUTS7", "LOGIC_OUTS7" ], [ "INT_INTERFACE_LOGIC_OUTS8", "LOGIC_OUTS8" ], [ "INT_INTERFACE_LOGIC_OUTS9", "LOGIC_OUTS9" ], [ "INT_INTERFACE_LOGIC_OUTS10", "LOGIC_OUTS10" ], [ "INT_INTERFACE_LOGIC_OUTS11", "LOGIC_OUTS11" ], [ "INT_INTERFACE_LOGIC_OUTS12", "LOGIC_OUTS12" ], [ "INT_INTERFACE_LOGIC_OUTS13", "LOGIC_OUTS13" ], [ "INT_INTERFACE_LOGIC_OUTS14", "LOGIC_OUTS14" ], [ "INT_INTERFACE_LOGIC_OUTS15", "LOGIC_OUTS15" ], [ "INT_INTERFACE_LOGIC_OUTS16", "LOGIC_OUTS16" ], [ "INT_INTERFACE_LOGIC_OUTS17", "LOGIC_OUTS17" ], [ "INT_INTERFACE_LOGIC_OUTS18", "LOGIC_OUTS18" ], [ "INT_INTERFACE_LOGIC_OUTS19", "LOGIC_OUTS19" ], [ "INT_INTERFACE_LOGIC_OUTS20", "LOGIC_OUTS20" ], [ "INT_INTERFACE_LOGIC_OUTS21", "LOGIC_OUTS21" ], [ "INT_INTERFACE_LOGIC_OUTS22", "LOGIC_OUTS22" ], [ "INT_INTERFACE_LOGIC_OUTS23", "LOGIC_OUTS23" ], [ "INT_INTERFACE_MONITOR_N", "MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "NE2A0" ], [ "INT_INTERFACE_NE2A1", "NE2A1" ], [ "INT_INTERFACE_NE2A2", "NE2A2" ], [ "INT_INTERFACE_NE2A3", "NE2A3" ], [ "INT_INTERFACE_NE4BEG0", "NE6BEG0" ], [ "INT_INTERFACE_NE4BEG1", "NE6BEG1" ], [ "INT_INTERFACE_NE4BEG2", "NE6BEG2" ], [ "INT_INTERFACE_NE4BEG3", "NE6BEG3" ], [ "INT_INTERFACE_NE4C0", "NE6E0" ], [ "INT_INTERFACE_NE4C1", "NE6E1" ], [ "INT_INTERFACE_NE4C2", "NE6E2" ], [ "INT_INTERFACE_NE4C3", "NE6E3" ], [ "INT_INTERFACE_NW2A0", "NW2END0" ], [ "INT_INTERFACE_NW2A1", "NW2END1" ], [ "INT_INTERFACE_NW2A2", "NW2END2" ], [ "INT_INTERFACE_NW2A3", "NW2END3" ], [ "INT_INTERFACE_NW4A0", "NW6A0" ], [ "INT_INTERFACE_NW4A1", "NW6A1" ], [ "INT_INTERFACE_NW4A2", "NW6A2" ], [ "INT_INTERFACE_NW4A3", "NW6A3" ], [ "INT_INTERFACE_NW4END0", "NW6END0" ], [ "INT_INTERFACE_NW4END1", "NW6END1" ], [ "INT_INTERFACE_NW4END2", "NW6END2" ], [ "INT_INTERFACE_NW4END3", "NW6END3" ], [ "INT_INTERFACE_SE2A0", "SE2A0" ], [ "INT_INTERFACE_SE2A1", "SE2A1" ], [ "INT_INTERFACE_SE2A2", "SE2A2" ], [ "INT_INTERFACE_SE2A3", "SE2A3" ], [ "INT_INTERFACE_SE4BEG0", "SE6BEG0" ], [ "INT_INTERFACE_SE4BEG1", "SE6BEG1" ], [ "INT_INTERFACE_SE4BEG2", "SE6BEG2" ], [ "INT_INTERFACE_SE4BEG3", "SE6BEG3" ], [ "INT_INTERFACE_SE4C0", "SE6E0" ], [ "INT_INTERFACE_SE4C1", "SE6E1" ], [ "INT_INTERFACE_SE4C2", "SE6E2" ], [ "INT_INTERFACE_SE4C3", "SE6E3" ], [ "INT_INTERFACE_SW2A0", "SW2END0" ], [ "INT_INTERFACE_SW2A1", "SW2END1" ], [ "INT_INTERFACE_SW2A2", "SW2END2" ], [ "INT_INTERFACE_SW2A3", "SW2END3" ], [ "INT_INTERFACE_SW4A0", "SW6A0" ], [ "INT_INTERFACE_SW4A1", "SW6A1" ], [ "INT_INTERFACE_SW4A2", "SW6A2" ], [ "INT_INTERFACE_SW4A3", "SW6A3" ], [ "INT_INTERFACE_SW4END0", "SW6END0" ], [ "INT_INTERFACE_SW4END1", "SW6END1" ], [ "INT_INTERFACE_SW4END2", "SW6END2" ], [ "INT_INTERFACE_SW4END3", "SW6END3" ], [ "INT_INTERFACE_WL1END0", "WL1END0" ], [ "INT_INTERFACE_WL1END1", "WL1END1" ], [ "INT_INTERFACE_WL1END2", "WL1END2" ], [ "INT_INTERFACE_WL1END3", "WL1END3" ], [ "INT_INTERFACE_WR1END0", "WR1END0" ], [ "INT_INTERFACE_WR1END1", "WR1END1" ], [ "INT_INTERFACE_WR1END2", "WR1END2" ], [ "INT_INTERFACE_WR1END3", "WR1END3" ], [ "INT_INTERFACE_WW2A0", "WW2A0" ], [ "INT_INTERFACE_WW2A1", "WW2A1" ], [ "INT_INTERFACE_WW2A2", "WW2A2" ], [ "INT_INTERFACE_WW2A3", "WW2A3" ], [ "INT_INTERFACE_WW2END0", "WW2END0" ], [ "INT_INTERFACE_WW2END1", "WW2END1" ], [ "INT_INTERFACE_WW2END2", "WW2END2" ], [ "INT_INTERFACE_WW2END3", "WW2END3" ], [ "INT_INTERFACE_WW4A0", "WW4A0" ], [ "INT_INTERFACE_WW4A1", "WW4A1" ], [ "INT_INTERFACE_WW4A2", "WW4A2" ], [ "INT_INTERFACE_WW4A3", "WW4A3" ], [ "INT_INTERFACE_WW4B0", "WW4B0" ], [ "INT_INTERFACE_WW4B1", "WW4B1" ], [ "INT_INTERFACE_WW4B2", "WW4B2" ], [ "INT_INTERFACE_WW4B3", "WW4B3" ], [ "INT_INTERFACE_WW4C0", "WW4C0" ], [ "INT_INTERFACE_WW4C1", "WW4C1" ], [ "INT_INTERFACE_WW4C2", "WW4C2" ], [ "INT_INTERFACE_WW4C3", "WW4C3" ], [ "INT_INTERFACE_WW4END0", "WW4END0" ], [ "INT_INTERFACE_WW4END1", "WW4END1" ], [ "INT_INTERFACE_WW4END2", "WW4END2" ], [ "INT_INTERFACE_WW4END3", "WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "GTX_INT_INTERFACE", "R_TERM_INT_GTX" ], "wire_pairs": [ [ "GTXE2_INT_INTERFACE_IMUX_OUT0", "R_TERM_INT_GTX_IMUX0" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT1", "R_TERM_INT_GTX_IMUX1" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT2", "R_TERM_INT_GTX_IMUX2" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT3", "R_TERM_INT_GTX_IMUX3" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT4", "R_TERM_INT_GTX_IMUX4" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT5", "R_TERM_INT_GTX_IMUX5" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT6", "R_TERM_INT_GTX_IMUX6" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT7", "R_TERM_INT_GTX_IMUX7" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT8", "R_TERM_INT_GTX_IMUX8" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT9", "R_TERM_INT_GTX_IMUX9" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT10", "R_TERM_INT_GTX_IMUX10" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT11", "R_TERM_INT_GTX_IMUX11" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT12", "R_TERM_INT_GTX_IMUX12" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT13", "R_TERM_INT_GTX_IMUX13" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT14", "R_TERM_INT_GTX_IMUX14" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT15", "R_TERM_INT_GTX_IMUX15" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT16", "R_TERM_INT_GTX_IMUX16" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT17", "R_TERM_INT_GTX_IMUX17" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT18", "R_TERM_INT_GTX_IMUX18" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT19", "R_TERM_INT_GTX_IMUX19" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT20", "R_TERM_INT_GTX_IMUX20" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT21", "R_TERM_INT_GTX_IMUX21" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT22", "R_TERM_INT_GTX_IMUX22" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT23", "R_TERM_INT_GTX_IMUX23" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT24", "R_TERM_INT_GTX_IMUX24" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT25", "R_TERM_INT_GTX_IMUX25" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT26", "R_TERM_INT_GTX_IMUX26" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT27", "R_TERM_INT_GTX_IMUX27" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT28", "R_TERM_INT_GTX_IMUX28" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT29", "R_TERM_INT_GTX_IMUX29" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT30", "R_TERM_INT_GTX_IMUX30" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT31", "R_TERM_INT_GTX_IMUX31" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT32", "R_TERM_INT_GTX_IMUX32" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT33", "R_TERM_INT_GTX_IMUX33" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT34", "R_TERM_INT_GTX_IMUX34" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT35", "R_TERM_INT_GTX_IMUX35" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT36", "R_TERM_INT_GTX_IMUX36" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT37", "R_TERM_INT_GTX_IMUX37" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT38", "R_TERM_INT_GTX_IMUX38" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT39", "R_TERM_INT_GTX_IMUX39" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT40", "R_TERM_INT_GTX_IMUX40" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT41", "R_TERM_INT_GTX_IMUX41" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT42", "R_TERM_INT_GTX_IMUX42" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT43", "R_TERM_INT_GTX_IMUX43" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT44", "R_TERM_INT_GTX_IMUX44" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT45", "R_TERM_INT_GTX_IMUX45" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT46", "R_TERM_INT_GTX_IMUX46" ], [ "GTXE2_INT_INTERFACE_IMUX_OUT47", "R_TERM_INT_GTX_IMUX47" ], [ "INT_INTERFACE_BYP0", "R_TERM_INT_GTX_BYP0" ], [ "INT_INTERFACE_BYP1", "R_TERM_INT_GTX_BYP1" ], [ "INT_INTERFACE_BYP2", "R_TERM_INT_GTX_BYP2" ], [ "INT_INTERFACE_BYP3", "R_TERM_INT_GTX_BYP3" ], [ "INT_INTERFACE_BYP4", "R_TERM_INT_GTX_BYP4" ], [ "INT_INTERFACE_BYP5", "R_TERM_INT_GTX_BYP5" ], [ "INT_INTERFACE_BYP6", "R_TERM_INT_GTX_BYP6" ], [ "INT_INTERFACE_BYP7", "R_TERM_INT_GTX_BYP7" ], [ "INT_INTERFACE_CLK0", "R_TERM_INT_GTX_CLK0" ], [ "INT_INTERFACE_CLK1", "R_TERM_INT_GTX_CLK1" ], [ "INT_INTERFACE_CTRL0", "R_TERM_INT_GTX_CTRL0" ], [ "INT_INTERFACE_CTRL1", "R_TERM_INT_GTX_CTRL1" ], [ "INT_INTERFACE_EE2A0", "R_TERM_INT_WW2END0" ], [ "INT_INTERFACE_EE2A1", "R_TERM_INT_WW2END1" ], [ "INT_INTERFACE_EE2A2", "R_TERM_INT_WW2END2" ], [ "INT_INTERFACE_EE2A3", "R_TERM_INT_WW2END3" ], [ "INT_INTERFACE_EE2BEG0", "R_TERM_INT_WW2A0" ], [ "INT_INTERFACE_EE2BEG1", "R_TERM_INT_WW2A1" ], [ "INT_INTERFACE_EE2BEG2", "R_TERM_INT_WW2A2" ], [ "INT_INTERFACE_EE2BEG3", "R_TERM_INT_WW2A3" ], [ "INT_INTERFACE_EE4A0", "R_TERM_INT_WW4B0" ], [ "INT_INTERFACE_EE4A1", "R_TERM_INT_WW4B1" ], [ "INT_INTERFACE_EE4A2", "R_TERM_INT_WW4B2" ], [ "INT_INTERFACE_EE4A3", "R_TERM_INT_WW4B3" ], [ "INT_INTERFACE_EE4B0", "R_TERM_INT_WW4C0" ], [ "INT_INTERFACE_EE4B1", "R_TERM_INT_WW4C1" ], [ "INT_INTERFACE_EE4B2", "R_TERM_INT_WW4C2" ], [ "INT_INTERFACE_EE4B3", "R_TERM_INT_WW4C3" ], [ "INT_INTERFACE_EE4BEG0", "R_TERM_INT_WW4A0" ], [ "INT_INTERFACE_EE4BEG1", "R_TERM_INT_WW4A1" ], [ "INT_INTERFACE_EE4BEG2", "R_TERM_INT_WW4A2" ], [ "INT_INTERFACE_EE4BEG3", "R_TERM_INT_WW4A3" ], [ "INT_INTERFACE_EE4C0", "R_TERM_INT_WW4END0" ], [ "INT_INTERFACE_EE4C1", "R_TERM_INT_WW4END1" ], [ "INT_INTERFACE_EE4C2", "R_TERM_INT_WW4END2" ], [ "INT_INTERFACE_EE4C3", "R_TERM_INT_WW4END3" ], [ "INT_INTERFACE_EL1BEG0", "R_TERM_INT_WL1END0" ], [ "INT_INTERFACE_EL1BEG1", "R_TERM_INT_WL1END1" ], [ "INT_INTERFACE_EL1BEG2", "R_TERM_INT_WL1END2" ], [ "INT_INTERFACE_EL1BEG3", "R_TERM_INT_WL1END3" ], [ "INT_INTERFACE_ER1BEG0", "R_TERM_INT_WR1END0" ], [ "INT_INTERFACE_ER1BEG1", "R_TERM_INT_WR1END1" ], [ "INT_INTERFACE_ER1BEG2", "R_TERM_INT_WR1END2" ], [ "INT_INTERFACE_ER1BEG3", "R_TERM_INT_WR1END3" ], [ "INT_INTERFACE_FAN0", "R_TERM_INT_GTX_FAN0" ], [ "INT_INTERFACE_FAN1", "R_TERM_INT_GTX_FAN1" ], [ "INT_INTERFACE_FAN2", "R_TERM_INT_GTX_FAN2" ], [ "INT_INTERFACE_FAN3", "R_TERM_INT_GTX_FAN3" ], [ "INT_INTERFACE_FAN4", "R_TERM_INT_GTX_FAN4" ], [ "INT_INTERFACE_FAN5", "R_TERM_INT_GTX_FAN5" ], [ "INT_INTERFACE_FAN6", "R_TERM_INT_GTX_FAN6" ], [ "INT_INTERFACE_FAN7", "R_TERM_INT_GTX_FAN7" ], [ "INT_INTERFACE_LH1", "R_TERM_INT_LH0" ], [ "INT_INTERFACE_LH2", "R_TERM_INT_LH1" ], [ "INT_INTERFACE_LH3", "R_TERM_INT_LH2" ], [ "INT_INTERFACE_LH4", "R_TERM_INT_LH3" ], [ "INT_INTERFACE_LH5", "R_TERM_INT_LH4" ], [ "INT_INTERFACE_LH6", "R_TERM_INT_LH5" ], [ "INT_INTERFACE_LH7", "R_TERM_INT_LH5" ], [ "INT_INTERFACE_LH8", "R_TERM_INT_LH4" ], [ "INT_INTERFACE_LH9", "R_TERM_INT_LH3" ], [ "INT_INTERFACE_LH10", "R_TERM_INT_LH2" ], [ "INT_INTERFACE_LH11", "R_TERM_INT_LH1" ], [ "INT_INTERFACE_LH12", "R_TERM_INT_LH0" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "R_TERM_INT_GTX_LOGIC_OUTS_B0" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "R_TERM_INT_GTX_LOGIC_OUTS_B1" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "R_TERM_INT_GTX_LOGIC_OUTS_B2" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "R_TERM_INT_GTX_LOGIC_OUTS_B3" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "R_TERM_INT_GTX_LOGIC_OUTS_B4" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "R_TERM_INT_GTX_LOGIC_OUTS_B5" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "R_TERM_INT_GTX_LOGIC_OUTS_B6" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "R_TERM_INT_GTX_LOGIC_OUTS_B7" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "R_TERM_INT_GTX_LOGIC_OUTS_B8" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "R_TERM_INT_GTX_LOGIC_OUTS_B9" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "R_TERM_INT_GTX_LOGIC_OUTS_B10" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "R_TERM_INT_GTX_LOGIC_OUTS_B11" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "R_TERM_INT_GTX_LOGIC_OUTS_B12" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "R_TERM_INT_GTX_LOGIC_OUTS_B13" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "R_TERM_INT_GTX_LOGIC_OUTS_B14" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "R_TERM_INT_GTX_LOGIC_OUTS_B15" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "R_TERM_INT_GTX_LOGIC_OUTS_B16" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "R_TERM_INT_GTX_LOGIC_OUTS_B17" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "R_TERM_INT_GTX_LOGIC_OUTS_B18" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "R_TERM_INT_GTX_LOGIC_OUTS_B19" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "R_TERM_INT_GTX_LOGIC_OUTS_B20" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "R_TERM_INT_GTX_LOGIC_OUTS_B21" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "R_TERM_INT_GTX_LOGIC_OUTS_B22" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "R_TERM_INT_GTX_LOGIC_OUTS_B23" ], [ "INT_INTERFACE_NE2A0", "R_TERM_INT_NW2A0" ], [ "INT_INTERFACE_NE2A1", "R_TERM_INT_NW2A1" ], [ "INT_INTERFACE_NE2A2", "R_TERM_INT_NW2A2" ], [ "INT_INTERFACE_NE2A3", "R_TERM_INT_NW2A3" ], [ "INT_INTERFACE_NE4BEG0", "R_TERM_INT_NW4A0" ], [ "INT_INTERFACE_NE4BEG1", "R_TERM_INT_NW4A1" ], [ "INT_INTERFACE_NE4BEG2", "R_TERM_INT_NW4A2" ], [ "INT_INTERFACE_NE4BEG3", "R_TERM_INT_NW4A3" ], [ "INT_INTERFACE_NE4C0", "R_TERM_INT_NW4END0" ], [ "INT_INTERFACE_NE4C1", "R_TERM_INT_NW4END1" ], [ "INT_INTERFACE_NE4C2", "R_TERM_INT_NW4END2" ], [ "INT_INTERFACE_NE4C3", "R_TERM_INT_NW4END3" ], [ "INT_INTERFACE_NW2A0", "R_TERM_INT_NW2A0" ], [ "INT_INTERFACE_NW2A1", "R_TERM_INT_NW2A1" ], [ "INT_INTERFACE_NW2A2", "R_TERM_INT_NW2A2" ], [ "INT_INTERFACE_NW2A3", "R_TERM_INT_NW2A3" ], [ "INT_INTERFACE_NW4A0", "R_TERM_INT_NW4A0" ], [ "INT_INTERFACE_NW4A1", "R_TERM_INT_NW4A1" ], [ "INT_INTERFACE_NW4A2", "R_TERM_INT_NW4A2" ], [ "INT_INTERFACE_NW4A3", "R_TERM_INT_NW4A3" ], [ "INT_INTERFACE_NW4END0", "R_TERM_INT_NW4END0" ], [ "INT_INTERFACE_NW4END1", "R_TERM_INT_NW4END1" ], [ "INT_INTERFACE_NW4END2", "R_TERM_INT_NW4END2" ], [ "INT_INTERFACE_NW4END3", "R_TERM_INT_NW4END3" ], [ "INT_INTERFACE_SE2A0", "R_TERM_INT_SW2A0" ], [ "INT_INTERFACE_SE2A1", "R_TERM_INT_SW2A1" ], [ "INT_INTERFACE_SE2A2", "R_TERM_INT_SW2A2" ], [ "INT_INTERFACE_SE2A3", "R_TERM_INT_SW2A3" ], [ "INT_INTERFACE_SE4BEG0", "R_TERM_INT_SW4A0" ], [ "INT_INTERFACE_SE4BEG1", "R_TERM_INT_SW4A1" ], [ "INT_INTERFACE_SE4BEG2", "R_TERM_INT_SW4A2" ], [ "INT_INTERFACE_SE4BEG3", "R_TERM_INT_SW4A3" ], [ "INT_INTERFACE_SE4C0", "R_TERM_INT_SW4END0" ], [ "INT_INTERFACE_SE4C1", "R_TERM_INT_SW4END1" ], [ "INT_INTERFACE_SE4C2", "R_TERM_INT_SW4END2" ], [ "INT_INTERFACE_SE4C3", "R_TERM_INT_SW4END3" ], [ "INT_INTERFACE_SW2A0", "R_TERM_INT_SW2A0" ], [ "INT_INTERFACE_SW2A1", "R_TERM_INT_SW2A1" ], [ "INT_INTERFACE_SW2A2", "R_TERM_INT_SW2A2" ], [ "INT_INTERFACE_SW2A3", "R_TERM_INT_SW2A3" ], [ "INT_INTERFACE_SW4A0", "R_TERM_INT_SW4A0" ], [ "INT_INTERFACE_SW4A1", "R_TERM_INT_SW4A1" ], [ "INT_INTERFACE_SW4A2", "R_TERM_INT_SW4A2" ], [ "INT_INTERFACE_SW4A3", "R_TERM_INT_SW4A3" ], [ "INT_INTERFACE_SW4END0", "R_TERM_INT_SW4END0" ], [ "INT_INTERFACE_SW4END1", "R_TERM_INT_SW4END1" ], [ "INT_INTERFACE_SW4END2", "R_TERM_INT_SW4END2" ], [ "INT_INTERFACE_SW4END3", "R_TERM_INT_SW4END3" ], [ "INT_INTERFACE_WL1END0", "R_TERM_INT_WL1END0" ], [ "INT_INTERFACE_WL1END1", "R_TERM_INT_WL1END1" ], [ "INT_INTERFACE_WL1END2", "R_TERM_INT_WL1END2" ], [ "INT_INTERFACE_WL1END3", "R_TERM_INT_WL1END3" ], [ "INT_INTERFACE_WR1END0", "R_TERM_INT_WR1END0" ], [ "INT_INTERFACE_WR1END1", "R_TERM_INT_WR1END1" ], [ "INT_INTERFACE_WR1END2", "R_TERM_INT_WR1END2" ], [ "INT_INTERFACE_WR1END3", "R_TERM_INT_WR1END3" ], [ "INT_INTERFACE_WW2A0", "R_TERM_INT_WW2A0" ], [ "INT_INTERFACE_WW2A1", "R_TERM_INT_WW2A1" ], [ "INT_INTERFACE_WW2A2", "R_TERM_INT_WW2A2" ], [ "INT_INTERFACE_WW2A3", "R_TERM_INT_WW2A3" ], [ "INT_INTERFACE_WW2END0", "R_TERM_INT_WW2END0" ], [ "INT_INTERFACE_WW2END1", "R_TERM_INT_WW2END1" ], [ "INT_INTERFACE_WW2END2", "R_TERM_INT_WW2END2" ], [ "INT_INTERFACE_WW2END3", "R_TERM_INT_WW2END3" ], [ "INT_INTERFACE_WW4A0", "R_TERM_INT_WW4A0" ], [ "INT_INTERFACE_WW4A1", "R_TERM_INT_WW4A1" ], [ "INT_INTERFACE_WW4A2", "R_TERM_INT_WW4A2" ], [ "INT_INTERFACE_WW4A3", "R_TERM_INT_WW4A3" ], [ "INT_INTERFACE_WW4B0", "R_TERM_INT_WW4B0" ], [ "INT_INTERFACE_WW4B1", "R_TERM_INT_WW4B1" ], [ "INT_INTERFACE_WW4B2", "R_TERM_INT_WW4B2" ], [ "INT_INTERFACE_WW4B3", "R_TERM_INT_WW4B3" ], [ "INT_INTERFACE_WW4C0", "R_TERM_INT_WW4C0" ], [ "INT_INTERFACE_WW4C1", "R_TERM_INT_WW4C1" ], [ "INT_INTERFACE_WW4C2", "R_TERM_INT_WW4C2" ], [ "INT_INTERFACE_WW4C3", "R_TERM_INT_WW4C3" ], [ "INT_INTERFACE_WW4END0", "R_TERM_INT_WW4END0" ], [ "INT_INTERFACE_WW4END1", "R_TERM_INT_WW4END1" ], [ "INT_INTERFACE_WW4END2", "R_TERM_INT_WW4END2" ], [ "INT_INTERFACE_WW4END3", "R_TERM_INT_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_BRAM", "HCLK_CLB" ], "wire_pairs": [ [ "HCLK_BRAM_CK_BUFHCLK0", "HCLK_CLB_CK_BUFHCLK0" ], [ "HCLK_BRAM_CK_BUFHCLK1", "HCLK_CLB_CK_BUFHCLK1" ], [ "HCLK_BRAM_CK_BUFHCLK2", "HCLK_CLB_CK_BUFHCLK2" ], [ "HCLK_BRAM_CK_BUFHCLK3", "HCLK_CLB_CK_BUFHCLK3" ], [ "HCLK_BRAM_CK_BUFHCLK4", "HCLK_CLB_CK_BUFHCLK4" ], [ "HCLK_BRAM_CK_BUFHCLK5", "HCLK_CLB_CK_BUFHCLK5" ], [ "HCLK_BRAM_CK_BUFHCLK6", "HCLK_CLB_CK_BUFHCLK6" ], [ "HCLK_BRAM_CK_BUFHCLK7", "HCLK_CLB_CK_BUFHCLK7" ], [ "HCLK_BRAM_CK_BUFHCLK8", "HCLK_CLB_CK_BUFHCLK8" ], [ "HCLK_BRAM_CK_BUFHCLK9", "HCLK_CLB_CK_BUFHCLK9" ], [ "HCLK_BRAM_CK_BUFHCLK10", "HCLK_CLB_CK_BUFHCLK10" ], [ "HCLK_BRAM_CK_BUFHCLK11", "HCLK_CLB_CK_BUFHCLK11" ], [ "HCLK_BRAM_CK_BUFRCLK0", "HCLK_CLB_CK_BUFRCLK0" ], [ "HCLK_BRAM_CK_BUFRCLK1", "HCLK_CLB_CK_BUFRCLK1" ], [ "HCLK_BRAM_CK_BUFRCLK2", "HCLK_CLB_CK_BUFRCLK2" ], [ "HCLK_BRAM_CK_BUFRCLK3", "HCLK_CLB_CK_BUFRCLK3" ], [ "HCLK_BRAM_CK_IN0", "HCLK_CLB_CK_IN0" ], [ "HCLK_BRAM_CK_IN1", "HCLK_CLB_CK_IN1" ], [ "HCLK_BRAM_CK_IN2", "HCLK_CLB_CK_IN2" ], [ "HCLK_BRAM_CK_IN3", "HCLK_CLB_CK_IN3" ], [ "HCLK_BRAM_CK_IN4", "HCLK_CLB_CK_IN4" ], [ "HCLK_BRAM_CK_IN5", "HCLK_CLB_CK_IN5" ], [ "HCLK_BRAM_CK_IN6", "HCLK_CLB_CK_IN6" ], [ "HCLK_BRAM_CK_IN7", "HCLK_CLB_CK_IN7" ], [ "HCLK_BRAM_CK_IN8", "HCLK_CLB_CK_IN8" ], [ "HCLK_BRAM_CK_IN9", "HCLK_CLB_CK_IN9" ], [ "HCLK_BRAM_CK_IN10", "HCLK_CLB_CK_IN10" ], [ "HCLK_BRAM_CK_IN11", "HCLK_CLB_CK_IN11" ], [ "HCLK_BRAM_CK_IN12", "HCLK_CLB_CK_IN12" ], [ "HCLK_BRAM_CK_IN13", "HCLK_CLB_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_BRAM", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_BRAM_CK_BUFHCLK0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "HCLK_BRAM_CK_BUFHCLK1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "HCLK_BRAM_CK_BUFHCLK2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "HCLK_BRAM_CK_BUFHCLK3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "HCLK_BRAM_CK_BUFHCLK4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "HCLK_BRAM_CK_BUFHCLK5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "HCLK_BRAM_CK_BUFHCLK6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "HCLK_BRAM_CK_BUFHCLK7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "HCLK_BRAM_CK_BUFHCLK8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "HCLK_BRAM_CK_BUFHCLK9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "HCLK_BRAM_CK_BUFHCLK10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "HCLK_BRAM_CK_BUFHCLK11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "HCLK_BRAM_CK_BUFRCLK0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "HCLK_BRAM_CK_BUFRCLK1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "HCLK_BRAM_CK_BUFRCLK2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "HCLK_BRAM_CK_BUFRCLK3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "HCLK_BRAM_CK_IN0", "HCLK_INT_INTERFACE_CK_IN0" ], [ "HCLK_BRAM_CK_IN1", "HCLK_INT_INTERFACE_CK_IN1" ], [ "HCLK_BRAM_CK_IN2", "HCLK_INT_INTERFACE_CK_IN2" ], [ "HCLK_BRAM_CK_IN3", "HCLK_INT_INTERFACE_CK_IN3" ], [ "HCLK_BRAM_CK_IN4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "HCLK_BRAM_CK_IN5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "HCLK_BRAM_CK_IN6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "HCLK_BRAM_CK_IN7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "HCLK_BRAM_CK_IN8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "HCLK_BRAM_CK_IN9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "HCLK_BRAM_CK_IN10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "HCLK_BRAM_CK_IN11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "HCLK_BRAM_CK_IN12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "HCLK_BRAM_CK_IN13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_BRAM", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_BRAM_CK_BUFHCLK0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "HCLK_BRAM_CK_BUFHCLK1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "HCLK_BRAM_CK_BUFHCLK2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "HCLK_BRAM_CK_BUFHCLK3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "HCLK_BRAM_CK_BUFHCLK4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "HCLK_BRAM_CK_BUFHCLK5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "HCLK_BRAM_CK_BUFHCLK6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "HCLK_BRAM_CK_BUFHCLK7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "HCLK_BRAM_CK_BUFHCLK8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "HCLK_BRAM_CK_BUFHCLK9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "HCLK_BRAM_CK_BUFHCLK10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "HCLK_BRAM_CK_BUFHCLK11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "HCLK_BRAM_CK_BUFRCLK0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "HCLK_BRAM_CK_BUFRCLK1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "HCLK_BRAM_CK_BUFRCLK2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "HCLK_BRAM_CK_BUFRCLK3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "HCLK_BRAM_CK_IN0", "HCLK_INT_INTERFACE_CK_IN0" ], [ "HCLK_BRAM_CK_IN1", "HCLK_INT_INTERFACE_CK_IN1" ], [ "HCLK_BRAM_CK_IN2", "HCLK_INT_INTERFACE_CK_IN2" ], [ "HCLK_BRAM_CK_IN3", "HCLK_INT_INTERFACE_CK_IN3" ], [ "HCLK_BRAM_CK_IN4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "HCLK_BRAM_CK_IN5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "HCLK_BRAM_CK_IN6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "HCLK_BRAM_CK_IN7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "HCLK_BRAM_CK_IN8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "HCLK_BRAM_CK_IN9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "HCLK_BRAM_CK_IN10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "HCLK_BRAM_CK_IN11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "HCLK_BRAM_CK_IN12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "HCLK_BRAM_CK_IN13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_BRAM", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_BRAM_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_BRAM_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_BRAM_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_BRAM_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_BRAM_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_BRAM_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_BRAM_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_BRAM_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_BRAM_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_BRAM_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_BRAM_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_BRAM_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_BRAM_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_BRAM_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_BRAM_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_BRAM_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_BRAM_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_BRAM_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_BRAM_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_BRAM_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_BRAM_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_BRAM_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_BRAM_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_BRAM_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_BRAM_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_BRAM_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_BRAM_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_BRAM_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_BRAM_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_BRAM_CK_IN13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_BRAM", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_BRAM_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_BRAM_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_BRAM_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_BRAM_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_BRAM_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_BRAM_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_BRAM_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_BRAM_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_BRAM_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_BRAM_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_BRAM_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_BRAM_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_BRAM_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_BRAM_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_BRAM_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_BRAM_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_BRAM_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_BRAM_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_BRAM_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_BRAM_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_BRAM_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_BRAM_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_BRAM_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_BRAM_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_BRAM_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_BRAM_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_BRAM_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_BRAM_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_BRAM_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_BRAM_CK_IN13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_CLB" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_CLB_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_CLB_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_CLB_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_CLB_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_CLB_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_CLB_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_CLB_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_CLB_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_CLB_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_CLB_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_CLB_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_CLB_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_CLB_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_CLB_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_CLB_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_CLB_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_CLB_CK_IN0" ], [ "HCLK_CLB_CK_IN1", "HCLK_CLB_CK_IN1" ], [ "HCLK_CLB_CK_IN2", "HCLK_CLB_CK_IN2" ], [ "HCLK_CLB_CK_IN3", "HCLK_CLB_CK_IN3" ], [ "HCLK_CLB_CK_IN4", "HCLK_CLB_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_CLB_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_CLB_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_CLB_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_CLB_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_CLB_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_CLB_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_CLB_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_CLB_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_CLB_CK_IN13" ], [ "HCLK_CLB_PERFCLK0", "HCLK_CLB_PERFCLK0" ], [ "HCLK_CLB_PERFCLK1", "HCLK_CLB_PERFCLK1" ], [ "HCLK_CLB_PERFCLK2", "HCLK_CLB_PERFCLK2" ], [ "HCLK_CLB_PERFCLK3", "HCLK_CLB_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_DSP_R" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_DSP_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_DSP_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_DSP_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_DSP_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_DSP_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_DSP_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_DSP_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_DSP_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_DSP_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_DSP_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_DSP_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_DSP_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_DSP_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_DSP_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_DSP_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_DSP_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_DSP_CK_IN0" ], [ "HCLK_CLB_CK_IN1", "HCLK_DSP_CK_IN1" ], [ "HCLK_CLB_CK_IN2", "HCLK_DSP_CK_IN2" ], [ "HCLK_CLB_CK_IN3", "HCLK_DSP_CK_IN3" ], [ "HCLK_CLB_CK_IN4", "HCLK_DSP_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_DSP_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_DSP_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_DSP_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_DSP_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_DSP_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_DSP_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_DSP_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_DSP_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_DSP_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_L" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_CK_IN0" ], [ "HCLK_CLB_CK_IN1", "HCLK_CK_IN1" ], [ "HCLK_CLB_CK_IN2", "HCLK_CK_IN2" ], [ "HCLK_CLB_CK_IN3", "HCLK_CK_IN3" ], [ "HCLK_CLB_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_CK_IN13" ], [ "HCLK_CLB_PERFCLK0", "HCLK_INT_PERFCLK0" ], [ "HCLK_CLB_PERFCLK1", "HCLK_INT_PERFCLK1" ], [ "HCLK_CLB_PERFCLK2", "HCLK_INT_PERFCLK2" ], [ "HCLK_CLB_PERFCLK3", "HCLK_INT_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_L_BOT_UTURN" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_R" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_CK_IN0" ], [ "HCLK_CLB_CK_IN1", "HCLK_CK_IN1" ], [ "HCLK_CLB_CK_IN2", "HCLK_CK_IN2" ], [ "HCLK_CLB_CK_IN3", "HCLK_CK_IN3" ], [ "HCLK_CLB_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_CK_IN13" ], [ "HCLK_CLB_PERFCLK0", "HCLK_INT_PERFCLK0" ], [ "HCLK_CLB_PERFCLK1", "HCLK_INT_PERFCLK1" ], [ "HCLK_CLB_PERFCLK2", "HCLK_INT_PERFCLK2" ], [ "HCLK_CLB_PERFCLK3", "HCLK_INT_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_R_BOT_UTURN" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_CLB_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_CLB_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_CLB_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_CLB_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_CLB_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_CLB_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_CLB_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_CLB_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_CLB_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_CLB_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_CLB_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_CLB_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_CLB_CK_IN13", "HCLK_VBRK_MUX_CLK13" ], [ "HCLK_CLB_PERFCLK0", "HCLK_VBRK_PHSR_PERFCLK0" ], [ "HCLK_CLB_PERFCLK1", "HCLK_VBRK_PHSR_PERFCLK1" ], [ "HCLK_CLB_PERFCLK2", "HCLK_VBRK_PHSR_PERFCLK2" ], [ "HCLK_CLB_PERFCLK3", "HCLK_VBRK_PHSR_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_CLB_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_CLB_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_CLB_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_CLB_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_CLB_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_CLB_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_CLB_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_CLB_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_CLB_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_CLB_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_CLB_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_CLB_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_CLB_CK_IN13", "HCLK_VBRK_MUX_CLK13" ], [ "HCLK_CLB_PERFCLK0", "HCLK_VBRK_PHSR_PERFCLK0" ], [ "HCLK_CLB_PERFCLK1", "HCLK_VBRK_PHSR_PERFCLK1" ], [ "HCLK_CLB_PERFCLK2", "HCLK_VBRK_PHSR_PERFCLK2" ], [ "HCLK_CLB_PERFCLK3", "HCLK_VBRK_PHSR_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CLB", "HCLK_VFRAME" ], "wire_pairs": [ [ "HCLK_CLB_CK_BUFHCLK0", "HCLK_VFRAME_CK_BUFHCLK0" ], [ "HCLK_CLB_CK_BUFHCLK1", "HCLK_VFRAME_CK_BUFHCLK1" ], [ "HCLK_CLB_CK_BUFHCLK2", "HCLK_VFRAME_CK_BUFHCLK2" ], [ "HCLK_CLB_CK_BUFHCLK3", "HCLK_VFRAME_CK_BUFHCLK3" ], [ "HCLK_CLB_CK_BUFHCLK4", "HCLK_VFRAME_CK_BUFHCLK4" ], [ "HCLK_CLB_CK_BUFHCLK5", "HCLK_VFRAME_CK_BUFHCLK5" ], [ "HCLK_CLB_CK_BUFHCLK6", "HCLK_VFRAME_CK_BUFHCLK6" ], [ "HCLK_CLB_CK_BUFHCLK7", "HCLK_VFRAME_CK_BUFHCLK7" ], [ "HCLK_CLB_CK_BUFHCLK8", "HCLK_VFRAME_CK_BUFHCLK8" ], [ "HCLK_CLB_CK_BUFHCLK9", "HCLK_VFRAME_CK_BUFHCLK9" ], [ "HCLK_CLB_CK_BUFHCLK10", "HCLK_VFRAME_CK_BUFHCLK10" ], [ "HCLK_CLB_CK_BUFHCLK11", "HCLK_VFRAME_CK_BUFHCLK11" ], [ "HCLK_CLB_CK_BUFRCLK0", "HCLK_VFRAME_CK_BUFRCLK0" ], [ "HCLK_CLB_CK_BUFRCLK1", "HCLK_VFRAME_CK_BUFRCLK1" ], [ "HCLK_CLB_CK_BUFRCLK2", "HCLK_VFRAME_CK_BUFRCLK2" ], [ "HCLK_CLB_CK_BUFRCLK3", "HCLK_VFRAME_CK_BUFRCLK3" ], [ "HCLK_CLB_CK_IN0", "HCLK_VFRAME_CK_IN0" ], [ "HCLK_CLB_CK_IN1", "HCLK_VFRAME_CK_IN1" ], [ "HCLK_CLB_CK_IN2", "HCLK_VFRAME_CK_IN2" ], [ "HCLK_CLB_CK_IN3", "HCLK_VFRAME_CK_IN3" ], [ "HCLK_CLB_CK_IN4", "HCLK_VFRAME_CK_IN4" ], [ "HCLK_CLB_CK_IN5", "HCLK_VFRAME_CK_IN5" ], [ "HCLK_CLB_CK_IN6", "HCLK_VFRAME_CK_IN6" ], [ "HCLK_CLB_CK_IN7", "HCLK_VFRAME_CK_IN7" ], [ "HCLK_CLB_CK_IN8", "HCLK_VFRAME_CK_IN8" ], [ "HCLK_CLB_CK_IN9", "HCLK_VFRAME_CK_IN9" ], [ "HCLK_CLB_CK_IN10", "HCLK_VFRAME_CK_IN10" ], [ "HCLK_CLB_CK_IN11", "HCLK_VFRAME_CK_IN11" ], [ "HCLK_CLB_CK_IN12", "HCLK_VFRAME_CK_IN12" ], [ "HCLK_CLB_CK_IN13", "HCLK_VFRAME_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_CMT", "HCLK_FIFO_L" ], "wire_pairs": [ [ "HCLK_CMT_CCIO0", "HCLK_FIFO_CCIO0" ], [ "HCLK_CMT_CCIO1", "HCLK_FIFO_CCIO1" ], [ "HCLK_CMT_CCIO2", "HCLK_FIFO_CCIO2" ], [ "HCLK_CMT_CCIO3", "HCLK_FIFO_CCIO3" ], [ "HCLK_CMT_CK_BUFHCLK0", "HCLK_FIFO_CK_BUFHCLK0" ], [ "HCLK_CMT_CK_BUFHCLK1", "HCLK_FIFO_CK_BUFHCLK1" ], [ "HCLK_CMT_CK_BUFHCLK2", "HCLK_FIFO_CK_BUFHCLK2" ], [ "HCLK_CMT_CK_BUFHCLK3", "HCLK_FIFO_CK_BUFHCLK3" ], [ "HCLK_CMT_CK_BUFHCLK4", "HCLK_FIFO_CK_BUFHCLK4" ], [ "HCLK_CMT_CK_BUFHCLK5", "HCLK_FIFO_CK_BUFHCLK5" ], [ "HCLK_CMT_CK_BUFHCLK6", "HCLK_FIFO_CK_BUFHCLK6" ], [ "HCLK_CMT_CK_BUFHCLK7", "HCLK_FIFO_CK_BUFHCLK7" ], [ "HCLK_CMT_CK_BUFHCLK8", "HCLK_FIFO_CK_BUFHCLK8" ], [ "HCLK_CMT_CK_BUFHCLK9", "HCLK_FIFO_CK_BUFHCLK9" ], [ "HCLK_CMT_CK_BUFHCLK10", "HCLK_FIFO_CK_BUFHCLK10" ], [ "HCLK_CMT_CK_BUFHCLK11", "HCLK_FIFO_CK_BUFHCLK11" ], [ "HCLK_CMT_CK_BUFRCLK0", "HCLK_FIFO_CK_BUFRCLK0" ], [ "HCLK_CMT_CK_BUFRCLK1", "HCLK_FIFO_CK_BUFRCLK1" ], [ "HCLK_CMT_CK_BUFRCLK2", "HCLK_FIFO_CK_BUFRCLK2" ], [ "HCLK_CMT_CK_BUFRCLK3", "HCLK_FIFO_CK_BUFRCLK3" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK0", "HCLK_FIFO_PERFCLK0" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK1", "HCLK_FIFO_PERFCLK1" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK2", "HCLK_FIFO_PERFCLK2" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK3", "HCLK_FIFO_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CMT", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_CMT_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_CMT_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_CMT_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_CMT_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_CMT_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_CMT_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_CMT_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_CMT_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_CMT_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_CMT_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_CMT_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_CMT_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_CMT_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_CMT_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_CMT_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_CMT_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_CMT_MUX_CLK_0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_CMT_MUX_CLK_1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_CMT_MUX_CLK_2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_CMT_MUX_CLK_3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_CMT_MUX_CLK_4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_CMT_MUX_CLK_5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_CMT_MUX_CLK_6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_CMT_MUX_CLK_7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_CMT_MUX_CLK_8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_CMT_MUX_CLK_9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_CMT_MUX_CLK_10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_CMT_MUX_CLK_11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_CMT_MUX_CLK_12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_CMT_MUX_CLK_13", "HCLK_VBRK_MUX_CLK13" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK0", "HCLK_VBRK_PHSR_PERFCLK0" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK1", "HCLK_VBRK_PHSR_PERFCLK1" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK2", "HCLK_VBRK_PHSR_PERFCLK2" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK3", "HCLK_VBRK_PHSR_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_CMT_L", "HCLK_FIFO_L" ], "wire_pairs": [ [ "HCLK_CMT_CCIO0", "HCLK_FIFO_CCIO0" ], [ "HCLK_CMT_CCIO1", "HCLK_FIFO_CCIO1" ], [ "HCLK_CMT_CCIO2", "HCLK_FIFO_CCIO2" ], [ "HCLK_CMT_CCIO3", "HCLK_FIFO_CCIO3" ], [ "HCLK_CMT_CK_BUFHCLK0", "HCLK_FIFO_CK_BUFHCLK0" ], [ "HCLK_CMT_CK_BUFHCLK1", "HCLK_FIFO_CK_BUFHCLK1" ], [ "HCLK_CMT_CK_BUFHCLK2", "HCLK_FIFO_CK_BUFHCLK2" ], [ "HCLK_CMT_CK_BUFHCLK3", "HCLK_FIFO_CK_BUFHCLK3" ], [ "HCLK_CMT_CK_BUFHCLK4", "HCLK_FIFO_CK_BUFHCLK4" ], [ "HCLK_CMT_CK_BUFHCLK5", "HCLK_FIFO_CK_BUFHCLK5" ], [ "HCLK_CMT_CK_BUFHCLK6", "HCLK_FIFO_CK_BUFHCLK6" ], [ "HCLK_CMT_CK_BUFHCLK7", "HCLK_FIFO_CK_BUFHCLK7" ], [ "HCLK_CMT_CK_BUFHCLK8", "HCLK_FIFO_CK_BUFHCLK8" ], [ "HCLK_CMT_CK_BUFHCLK9", "HCLK_FIFO_CK_BUFHCLK9" ], [ "HCLK_CMT_CK_BUFHCLK10", "HCLK_FIFO_CK_BUFHCLK10" ], [ "HCLK_CMT_CK_BUFHCLK11", "HCLK_FIFO_CK_BUFHCLK11" ], [ "HCLK_CMT_CK_BUFRCLK0", "HCLK_FIFO_CK_BUFRCLK0" ], [ "HCLK_CMT_CK_BUFRCLK1", "HCLK_FIFO_CK_BUFRCLK1" ], [ "HCLK_CMT_CK_BUFRCLK2", "HCLK_FIFO_CK_BUFRCLK2" ], [ "HCLK_CMT_CK_BUFRCLK3", "HCLK_FIFO_CK_BUFRCLK3" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK0", "HCLK_FIFO_PERFCLK0" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK1", "HCLK_FIFO_PERFCLK1" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK2", "HCLK_FIFO_PERFCLK2" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK3", "HCLK_FIFO_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_CMT_L", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_CMT_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_CMT_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_CMT_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_CMT_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_CMT_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_CMT_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_CMT_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_CMT_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_CMT_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_CMT_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_CMT_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_CMT_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_CMT_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_CMT_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_CMT_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_CMT_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_CMT_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_CMT_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_CMT_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_CMT_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_CMT_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_CMT_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_CMT_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_CMT_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_CMT_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_CMT_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_CMT_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_CMT_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_CMT_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_CMT_CK_IN13", "HCLK_VBRK_MUX_CLK13" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK0", "HCLK_VBRK_PHSR_PERFCLK0" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK1", "HCLK_VBRK_PHSR_PERFCLK1" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK2", "HCLK_VBRK_PHSR_PERFCLK2" ], [ "HCLK_CMT_MUX_PHSR_PERFCLK3", "HCLK_VBRK_PHSR_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_DSP_L", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_DSP_CK_BUFHCLK0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "HCLK_DSP_CK_BUFHCLK1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "HCLK_DSP_CK_BUFHCLK2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "HCLK_DSP_CK_BUFHCLK3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "HCLK_DSP_CK_BUFHCLK4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "HCLK_DSP_CK_BUFHCLK5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "HCLK_DSP_CK_BUFHCLK6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "HCLK_DSP_CK_BUFHCLK7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "HCLK_DSP_CK_BUFHCLK8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "HCLK_DSP_CK_BUFHCLK9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "HCLK_DSP_CK_BUFHCLK10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "HCLK_DSP_CK_BUFHCLK11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "HCLK_DSP_CK_BUFRCLK0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "HCLK_DSP_CK_BUFRCLK1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "HCLK_DSP_CK_BUFRCLK2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "HCLK_DSP_CK_BUFRCLK3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "HCLK_DSP_CK_IN0", "HCLK_INT_INTERFACE_CK_IN0" ], [ "HCLK_DSP_CK_IN1", "HCLK_INT_INTERFACE_CK_IN1" ], [ "HCLK_DSP_CK_IN2", "HCLK_INT_INTERFACE_CK_IN2" ], [ "HCLK_DSP_CK_IN3", "HCLK_INT_INTERFACE_CK_IN3" ], [ "HCLK_DSP_CK_IN4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "HCLK_DSP_CK_IN5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "HCLK_DSP_CK_IN6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "HCLK_DSP_CK_IN7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "HCLK_DSP_CK_IN8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "HCLK_DSP_CK_IN9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "HCLK_DSP_CK_IN10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "HCLK_DSP_CK_IN11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "HCLK_DSP_CK_IN12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "HCLK_DSP_CK_IN13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_DSP_L", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_DSP_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_DSP_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_DSP_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_DSP_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_DSP_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_DSP_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_DSP_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_DSP_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_DSP_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_DSP_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_DSP_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_DSP_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_DSP_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_DSP_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_DSP_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_DSP_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_DSP_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_DSP_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_DSP_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_DSP_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_DSP_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_DSP_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_DSP_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_DSP_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_DSP_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_DSP_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_DSP_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_DSP_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_DSP_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_DSP_CK_IN13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_DSP_R", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_DSP_CK_BUFHCLK0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "HCLK_DSP_CK_BUFHCLK1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "HCLK_DSP_CK_BUFHCLK2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "HCLK_DSP_CK_BUFHCLK3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "HCLK_DSP_CK_BUFHCLK4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "HCLK_DSP_CK_BUFHCLK5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "HCLK_DSP_CK_BUFHCLK6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "HCLK_DSP_CK_BUFHCLK7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "HCLK_DSP_CK_BUFHCLK8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "HCLK_DSP_CK_BUFHCLK9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "HCLK_DSP_CK_BUFHCLK10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "HCLK_DSP_CK_BUFHCLK11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "HCLK_DSP_CK_BUFRCLK0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "HCLK_DSP_CK_BUFRCLK1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "HCLK_DSP_CK_BUFRCLK2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "HCLK_DSP_CK_BUFRCLK3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "HCLK_DSP_CK_IN0", "HCLK_INT_INTERFACE_CK_IN0" ], [ "HCLK_DSP_CK_IN1", "HCLK_INT_INTERFACE_CK_IN1" ], [ "HCLK_DSP_CK_IN2", "HCLK_INT_INTERFACE_CK_IN2" ], [ "HCLK_DSP_CK_IN3", "HCLK_INT_INTERFACE_CK_IN3" ], [ "HCLK_DSP_CK_IN4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "HCLK_DSP_CK_IN5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "HCLK_DSP_CK_IN6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "HCLK_DSP_CK_IN7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "HCLK_DSP_CK_IN8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "HCLK_DSP_CK_IN9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "HCLK_DSP_CK_IN10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "HCLK_DSP_CK_IN11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "HCLK_DSP_CK_IN12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "HCLK_DSP_CK_IN13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_DSP_R", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_DSP_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_DSP_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_DSP_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_DSP_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_DSP_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_DSP_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_DSP_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_DSP_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_DSP_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_DSP_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_DSP_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_DSP_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_DSP_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_DSP_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_DSP_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_DSP_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_DSP_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_DSP_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_DSP_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_DSP_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_DSP_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_DSP_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_DSP_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_DSP_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_DSP_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_DSP_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_DSP_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_DSP_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_DSP_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_DSP_CK_IN13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_FEEDTHRU_1", "HCLK_FEEDTHRU_1" ], "wire_pairs": [ [ "HCLK_FEEDTHRU_1_CK_BUFHCLK0", "HCLK_FEEDTHRU_1_CK_BUFHCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK1", "HCLK_FEEDTHRU_1_CK_BUFHCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK2", "HCLK_FEEDTHRU_1_CK_BUFHCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK3", "HCLK_FEEDTHRU_1_CK_BUFHCLK3" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK4", "HCLK_FEEDTHRU_1_CK_BUFHCLK4" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK5", "HCLK_FEEDTHRU_1_CK_BUFHCLK5" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK6", "HCLK_FEEDTHRU_1_CK_BUFHCLK6" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK7", "HCLK_FEEDTHRU_1_CK_BUFHCLK7" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK8", "HCLK_FEEDTHRU_1_CK_BUFHCLK8" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK9", "HCLK_FEEDTHRU_1_CK_BUFHCLK9" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK10", "HCLK_FEEDTHRU_1_CK_BUFHCLK10" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK11", "HCLK_FEEDTHRU_1_CK_BUFHCLK11" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK0", "HCLK_FEEDTHRU_1_CK_BUFRCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK1", "HCLK_FEEDTHRU_1_CK_BUFRCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK2", "HCLK_FEEDTHRU_1_CK_BUFRCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK3", "HCLK_FEEDTHRU_1_CK_BUFRCLK3" ], [ "HCLK_FEEDTHRU_1_CK_IN0", "HCLK_FEEDTHRU_1_CK_IN0" ], [ "HCLK_FEEDTHRU_1_CK_IN1", "HCLK_FEEDTHRU_1_CK_IN1" ], [ "HCLK_FEEDTHRU_1_CK_IN2", "HCLK_FEEDTHRU_1_CK_IN2" ], [ "HCLK_FEEDTHRU_1_CK_IN3", "HCLK_FEEDTHRU_1_CK_IN3" ], [ "HCLK_FEEDTHRU_1_CK_IN4", "HCLK_FEEDTHRU_1_CK_IN4" ], [ "HCLK_FEEDTHRU_1_CK_IN5", "HCLK_FEEDTHRU_1_CK_IN5" ], [ "HCLK_FEEDTHRU_1_CK_IN6", "HCLK_FEEDTHRU_1_CK_IN6" ], [ "HCLK_FEEDTHRU_1_CK_IN7", "HCLK_FEEDTHRU_1_CK_IN7" ], [ "HCLK_FEEDTHRU_1_CK_IN8", "HCLK_FEEDTHRU_1_CK_IN8" ], [ "HCLK_FEEDTHRU_1_CK_IN9", "HCLK_FEEDTHRU_1_CK_IN9" ], [ "HCLK_FEEDTHRU_1_CK_IN10", "HCLK_FEEDTHRU_1_CK_IN10" ], [ "HCLK_FEEDTHRU_1_CK_IN11", "HCLK_FEEDTHRU_1_CK_IN11" ], [ "HCLK_FEEDTHRU_1_CK_IN12", "HCLK_FEEDTHRU_1_CK_IN12" ], [ "HCLK_FEEDTHRU_1_CK_IN13", "HCLK_FEEDTHRU_1_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_FEEDTHRU_1", "HCLK_FEEDTHRU_2" ], "wire_pairs": [ [ "HCLK_FEEDTHRU_1_CK_BUFHCLK0", "HCLK_FEEDTHRU_2_CK_BUFHCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK1", "HCLK_FEEDTHRU_2_CK_BUFHCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK2", "HCLK_FEEDTHRU_2_CK_BUFHCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK3", "HCLK_FEEDTHRU_2_CK_BUFHCLK3" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK4", "HCLK_FEEDTHRU_2_CK_BUFHCLK4" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK5", "HCLK_FEEDTHRU_2_CK_BUFHCLK5" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK6", "HCLK_FEEDTHRU_2_CK_BUFHCLK6" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK7", "HCLK_FEEDTHRU_2_CK_BUFHCLK7" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK8", "HCLK_FEEDTHRU_2_CK_BUFHCLK8" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK9", "HCLK_FEEDTHRU_2_CK_BUFHCLK9" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK10", "HCLK_FEEDTHRU_2_CK_BUFHCLK10" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK11", "HCLK_FEEDTHRU_2_CK_BUFHCLK11" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK0", "HCLK_FEEDTHRU_2_CK_BUFRCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK1", "HCLK_FEEDTHRU_2_CK_BUFRCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK2", "HCLK_FEEDTHRU_2_CK_BUFRCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK3", "HCLK_FEEDTHRU_2_CK_BUFRCLK3" ], [ "HCLK_FEEDTHRU_1_CK_IN0", "HCLK_FEEDTHRU_2_CK_IN0" ], [ "HCLK_FEEDTHRU_1_CK_IN1", "HCLK_FEEDTHRU_2_CK_IN1" ], [ "HCLK_FEEDTHRU_1_CK_IN2", "HCLK_FEEDTHRU_2_CK_IN2" ], [ "HCLK_FEEDTHRU_1_CK_IN3", "HCLK_FEEDTHRU_2_CK_IN3" ], [ "HCLK_FEEDTHRU_1_CK_IN4", "HCLK_FEEDTHRU_2_CK_IN4" ], [ "HCLK_FEEDTHRU_1_CK_IN5", "HCLK_FEEDTHRU_2_CK_IN5" ], [ "HCLK_FEEDTHRU_1_CK_IN6", "HCLK_FEEDTHRU_2_CK_IN6" ], [ "HCLK_FEEDTHRU_1_CK_IN7", "HCLK_FEEDTHRU_2_CK_IN7" ], [ "HCLK_FEEDTHRU_1_CK_IN8", "HCLK_FEEDTHRU_2_CK_IN8" ], [ "HCLK_FEEDTHRU_1_CK_IN9", "HCLK_FEEDTHRU_2_CK_IN9" ], [ "HCLK_FEEDTHRU_1_CK_IN10", "HCLK_FEEDTHRU_2_CK_IN10" ], [ "HCLK_FEEDTHRU_1_CK_IN11", "HCLK_FEEDTHRU_2_CK_IN11" ], [ "HCLK_FEEDTHRU_1_CK_IN12", "HCLK_FEEDTHRU_2_CK_IN12" ], [ "HCLK_FEEDTHRU_1_CK_IN13", "HCLK_FEEDTHRU_2_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_FEEDTHRU_1", "HCLK_FEEDTHRU_2" ], "wire_pairs": [ [ "HCLK_FEEDTHRU_1_CK_BUFHCLK0", "HCLK_FEEDTHRU_2_CK_BUFHCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK1", "HCLK_FEEDTHRU_2_CK_BUFHCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK2", "HCLK_FEEDTHRU_2_CK_BUFHCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK3", "HCLK_FEEDTHRU_2_CK_BUFHCLK3" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK4", "HCLK_FEEDTHRU_2_CK_BUFHCLK4" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK5", "HCLK_FEEDTHRU_2_CK_BUFHCLK5" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK6", "HCLK_FEEDTHRU_2_CK_BUFHCLK6" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK7", "HCLK_FEEDTHRU_2_CK_BUFHCLK7" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK8", "HCLK_FEEDTHRU_2_CK_BUFHCLK8" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK9", "HCLK_FEEDTHRU_2_CK_BUFHCLK9" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK10", "HCLK_FEEDTHRU_2_CK_BUFHCLK10" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK11", "HCLK_FEEDTHRU_2_CK_BUFHCLK11" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK0", "HCLK_FEEDTHRU_2_CK_BUFRCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK1", "HCLK_FEEDTHRU_2_CK_BUFRCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK2", "HCLK_FEEDTHRU_2_CK_BUFRCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK3", "HCLK_FEEDTHRU_2_CK_BUFRCLK3" ], [ "HCLK_FEEDTHRU_1_CK_IN0", "HCLK_FEEDTHRU_2_CK_IN0" ], [ "HCLK_FEEDTHRU_1_CK_IN1", "HCLK_FEEDTHRU_2_CK_IN1" ], [ "HCLK_FEEDTHRU_1_CK_IN2", "HCLK_FEEDTHRU_2_CK_IN2" ], [ "HCLK_FEEDTHRU_1_CK_IN3", "HCLK_FEEDTHRU_2_CK_IN3" ], [ "HCLK_FEEDTHRU_1_CK_IN4", "HCLK_FEEDTHRU_2_CK_IN4" ], [ "HCLK_FEEDTHRU_1_CK_IN5", "HCLK_FEEDTHRU_2_CK_IN5" ], [ "HCLK_FEEDTHRU_1_CK_IN6", "HCLK_FEEDTHRU_2_CK_IN6" ], [ "HCLK_FEEDTHRU_1_CK_IN7", "HCLK_FEEDTHRU_2_CK_IN7" ], [ "HCLK_FEEDTHRU_1_CK_IN8", "HCLK_FEEDTHRU_2_CK_IN8" ], [ "HCLK_FEEDTHRU_1_CK_IN9", "HCLK_FEEDTHRU_2_CK_IN9" ], [ "HCLK_FEEDTHRU_1_CK_IN10", "HCLK_FEEDTHRU_2_CK_IN10" ], [ "HCLK_FEEDTHRU_1_CK_IN11", "HCLK_FEEDTHRU_2_CK_IN11" ], [ "HCLK_FEEDTHRU_1_CK_IN12", "HCLK_FEEDTHRU_2_CK_IN12" ], [ "HCLK_FEEDTHRU_1_CK_IN13", "HCLK_FEEDTHRU_2_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_FEEDTHRU_1", "HCLK_VBRK" ], "wire_pairs": [ [ "HCLK_FEEDTHRU_1_CK_BUFHCLK0", "HCLK_VBRK_CK_BUFHCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK1", "HCLK_VBRK_CK_BUFHCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK2", "HCLK_VBRK_CK_BUFHCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK3", "HCLK_VBRK_CK_BUFHCLK3" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK4", "HCLK_VBRK_CK_BUFHCLK4" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK5", "HCLK_VBRK_CK_BUFHCLK5" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK6", "HCLK_VBRK_CK_BUFHCLK6" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK7", "HCLK_VBRK_CK_BUFHCLK7" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK8", "HCLK_VBRK_CK_BUFHCLK8" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK9", "HCLK_VBRK_CK_BUFHCLK9" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK10", "HCLK_VBRK_CK_BUFHCLK10" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK11", "HCLK_VBRK_CK_BUFHCLK11" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK0", "HCLK_VBRK_CK_BUFRCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK1", "HCLK_VBRK_CK_BUFRCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK2", "HCLK_VBRK_CK_BUFRCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK3", "HCLK_VBRK_CK_BUFRCLK3" ], [ "HCLK_FEEDTHRU_1_CK_IN0", "HCLK_VBRK_MUX_CLK0" ], [ "HCLK_FEEDTHRU_1_CK_IN1", "HCLK_VBRK_MUX_CLK1" ], [ "HCLK_FEEDTHRU_1_CK_IN2", "HCLK_VBRK_MUX_CLK2" ], [ "HCLK_FEEDTHRU_1_CK_IN3", "HCLK_VBRK_MUX_CLK3" ], [ "HCLK_FEEDTHRU_1_CK_IN4", "HCLK_VBRK_MUX_CLK4" ], [ "HCLK_FEEDTHRU_1_CK_IN5", "HCLK_VBRK_MUX_CLK5" ], [ "HCLK_FEEDTHRU_1_CK_IN6", "HCLK_VBRK_MUX_CLK6" ], [ "HCLK_FEEDTHRU_1_CK_IN7", "HCLK_VBRK_MUX_CLK7" ], [ "HCLK_FEEDTHRU_1_CK_IN8", "HCLK_VBRK_MUX_CLK8" ], [ "HCLK_FEEDTHRU_1_CK_IN9", "HCLK_VBRK_MUX_CLK9" ], [ "HCLK_FEEDTHRU_1_CK_IN10", "HCLK_VBRK_MUX_CLK10" ], [ "HCLK_FEEDTHRU_1_CK_IN11", "HCLK_VBRK_MUX_CLK11" ], [ "HCLK_FEEDTHRU_1_CK_IN12", "HCLK_VBRK_MUX_CLK12" ], [ "HCLK_FEEDTHRU_1_CK_IN13", "HCLK_VBRK_MUX_CLK13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_FEEDTHRU_1", "HCLK_VFRAME" ], "wire_pairs": [ [ "HCLK_FEEDTHRU_1_CK_BUFHCLK0", "HCLK_VFRAME_CK_BUFHCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK1", "HCLK_VFRAME_CK_BUFHCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK2", "HCLK_VFRAME_CK_BUFHCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK3", "HCLK_VFRAME_CK_BUFHCLK3" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK4", "HCLK_VFRAME_CK_BUFHCLK4" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK5", "HCLK_VFRAME_CK_BUFHCLK5" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK6", "HCLK_VFRAME_CK_BUFHCLK6" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK7", "HCLK_VFRAME_CK_BUFHCLK7" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK8", "HCLK_VFRAME_CK_BUFHCLK8" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK9", "HCLK_VFRAME_CK_BUFHCLK9" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK10", "HCLK_VFRAME_CK_BUFHCLK10" ], [ "HCLK_FEEDTHRU_1_CK_BUFHCLK11", "HCLK_VFRAME_CK_BUFHCLK11" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK0", "HCLK_VFRAME_CK_BUFRCLK0" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK1", "HCLK_VFRAME_CK_BUFRCLK1" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK2", "HCLK_VFRAME_CK_BUFRCLK2" ], [ "HCLK_FEEDTHRU_1_CK_BUFRCLK3", "HCLK_VFRAME_CK_BUFRCLK3" ], [ "HCLK_FEEDTHRU_1_CK_IN0", "HCLK_VFRAME_CK_IN0" ], [ "HCLK_FEEDTHRU_1_CK_IN1", "HCLK_VFRAME_CK_IN1" ], [ "HCLK_FEEDTHRU_1_CK_IN2", "HCLK_VFRAME_CK_IN2" ], [ "HCLK_FEEDTHRU_1_CK_IN3", "HCLK_VFRAME_CK_IN3" ], [ "HCLK_FEEDTHRU_1_CK_IN4", "HCLK_VFRAME_CK_IN4" ], [ "HCLK_FEEDTHRU_1_CK_IN5", "HCLK_VFRAME_CK_IN5" ], [ "HCLK_FEEDTHRU_1_CK_IN6", "HCLK_VFRAME_CK_IN6" ], [ "HCLK_FEEDTHRU_1_CK_IN7", "HCLK_VFRAME_CK_IN7" ], [ "HCLK_FEEDTHRU_1_CK_IN8", "HCLK_VFRAME_CK_IN8" ], [ "HCLK_FEEDTHRU_1_CK_IN9", "HCLK_VFRAME_CK_IN9" ], [ "HCLK_FEEDTHRU_1_CK_IN10", "HCLK_VFRAME_CK_IN10" ], [ "HCLK_FEEDTHRU_1_CK_IN11", "HCLK_VFRAME_CK_IN11" ], [ "HCLK_FEEDTHRU_1_CK_IN12", "HCLK_VFRAME_CK_IN12" ], [ "HCLK_FEEDTHRU_1_CK_IN13", "HCLK_VFRAME_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_FEEDTHRU_2", "HCLK_FEEDTHRU_2" ], "wire_pairs": [ [ "HCLK_FEEDTHRU_2_CK_BUFHCLK0", "HCLK_FEEDTHRU_2_CK_BUFHCLK0" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK1", "HCLK_FEEDTHRU_2_CK_BUFHCLK1" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK2", "HCLK_FEEDTHRU_2_CK_BUFHCLK2" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK3", "HCLK_FEEDTHRU_2_CK_BUFHCLK3" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK4", "HCLK_FEEDTHRU_2_CK_BUFHCLK4" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK5", "HCLK_FEEDTHRU_2_CK_BUFHCLK5" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK6", "HCLK_FEEDTHRU_2_CK_BUFHCLK6" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK7", "HCLK_FEEDTHRU_2_CK_BUFHCLK7" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK8", "HCLK_FEEDTHRU_2_CK_BUFHCLK8" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK9", "HCLK_FEEDTHRU_2_CK_BUFHCLK9" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK10", "HCLK_FEEDTHRU_2_CK_BUFHCLK10" ], [ "HCLK_FEEDTHRU_2_CK_BUFHCLK11", "HCLK_FEEDTHRU_2_CK_BUFHCLK11" ], [ "HCLK_FEEDTHRU_2_CK_BUFRCLK0", "HCLK_FEEDTHRU_2_CK_BUFRCLK0" ], [ "HCLK_FEEDTHRU_2_CK_BUFRCLK1", "HCLK_FEEDTHRU_2_CK_BUFRCLK1" ], [ "HCLK_FEEDTHRU_2_CK_BUFRCLK2", "HCLK_FEEDTHRU_2_CK_BUFRCLK2" ], [ "HCLK_FEEDTHRU_2_CK_BUFRCLK3", "HCLK_FEEDTHRU_2_CK_BUFRCLK3" ], [ "HCLK_FEEDTHRU_2_CK_IN0", "HCLK_FEEDTHRU_2_CK_IN0" ], [ "HCLK_FEEDTHRU_2_CK_IN1", "HCLK_FEEDTHRU_2_CK_IN1" ], [ "HCLK_FEEDTHRU_2_CK_IN2", "HCLK_FEEDTHRU_2_CK_IN2" ], [ "HCLK_FEEDTHRU_2_CK_IN3", "HCLK_FEEDTHRU_2_CK_IN3" ], [ "HCLK_FEEDTHRU_2_CK_IN4", "HCLK_FEEDTHRU_2_CK_IN4" ], [ "HCLK_FEEDTHRU_2_CK_IN5", "HCLK_FEEDTHRU_2_CK_IN5" ], [ "HCLK_FEEDTHRU_2_CK_IN6", "HCLK_FEEDTHRU_2_CK_IN6" ], [ "HCLK_FEEDTHRU_2_CK_IN7", "HCLK_FEEDTHRU_2_CK_IN7" ], [ "HCLK_FEEDTHRU_2_CK_IN8", "HCLK_FEEDTHRU_2_CK_IN8" ], [ "HCLK_FEEDTHRU_2_CK_IN9", "HCLK_FEEDTHRU_2_CK_IN9" ], [ "HCLK_FEEDTHRU_2_CK_IN10", "HCLK_FEEDTHRU_2_CK_IN10" ], [ "HCLK_FEEDTHRU_2_CK_IN11", "HCLK_FEEDTHRU_2_CK_IN11" ], [ "HCLK_FEEDTHRU_2_CK_IN12", "HCLK_FEEDTHRU_2_CK_IN12" ], [ "HCLK_FEEDTHRU_2_CK_IN13", "HCLK_FEEDTHRU_2_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_FIFO_L", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_FIFO_CCIO0", "HCLK_INT_INTERFACE_CCIO0" ], [ "HCLK_FIFO_CCIO1", "HCLK_INT_INTERFACE_CCIO1" ], [ "HCLK_FIFO_CCIO2", "HCLK_INT_INTERFACE_CCIO2" ], [ "HCLK_FIFO_CCIO3", "HCLK_INT_INTERFACE_CCIO3" ], [ "HCLK_FIFO_CK_BUFHCLK0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "HCLK_FIFO_CK_BUFHCLK1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "HCLK_FIFO_CK_BUFHCLK2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "HCLK_FIFO_CK_BUFHCLK3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "HCLK_FIFO_CK_BUFHCLK4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "HCLK_FIFO_CK_BUFHCLK5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "HCLK_FIFO_CK_BUFHCLK6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "HCLK_FIFO_CK_BUFHCLK7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "HCLK_FIFO_CK_BUFHCLK8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "HCLK_FIFO_CK_BUFHCLK9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "HCLK_FIFO_CK_BUFHCLK10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "HCLK_FIFO_CK_BUFHCLK11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "HCLK_FIFO_CK_BUFRCLK0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "HCLK_FIFO_CK_BUFRCLK1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "HCLK_FIFO_CK_BUFRCLK2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "HCLK_FIFO_CK_BUFRCLK3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "HCLK_FIFO_PERFCLK0", "HCLK_INT_INTERFACE_PERFCLK0" ], [ "HCLK_FIFO_PERFCLK1", "HCLK_INT_INTERFACE_PERFCLK1" ], [ "HCLK_FIFO_PERFCLK2", "HCLK_INT_INTERFACE_PERFCLK2" ], [ "HCLK_FIFO_PERFCLK3", "HCLK_INT_INTERFACE_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_FIFO_L", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_FIFO_CCIO0", "HCLK_INT_INTERFACE_CCIO0" ], [ "HCLK_FIFO_CCIO1", "HCLK_INT_INTERFACE_CCIO1" ], [ "HCLK_FIFO_CCIO2", "HCLK_INT_INTERFACE_CCIO2" ], [ "HCLK_FIFO_CCIO3", "HCLK_INT_INTERFACE_CCIO3" ], [ "HCLK_FIFO_CK_BUFHCLK0", "HCLK_INT_INTERFACE_CK_BUFHCLK0" ], [ "HCLK_FIFO_CK_BUFHCLK1", "HCLK_INT_INTERFACE_CK_BUFHCLK1" ], [ "HCLK_FIFO_CK_BUFHCLK2", "HCLK_INT_INTERFACE_CK_BUFHCLK2" ], [ "HCLK_FIFO_CK_BUFHCLK3", "HCLK_INT_INTERFACE_CK_BUFHCLK3" ], [ "HCLK_FIFO_CK_BUFHCLK4", "HCLK_INT_INTERFACE_CK_BUFHCLK4" ], [ "HCLK_FIFO_CK_BUFHCLK5", "HCLK_INT_INTERFACE_CK_BUFHCLK5" ], [ "HCLK_FIFO_CK_BUFHCLK6", "HCLK_INT_INTERFACE_CK_BUFHCLK6" ], [ "HCLK_FIFO_CK_BUFHCLK7", "HCLK_INT_INTERFACE_CK_BUFHCLK7" ], [ "HCLK_FIFO_CK_BUFHCLK8", "HCLK_INT_INTERFACE_CK_BUFHCLK8" ], [ "HCLK_FIFO_CK_BUFHCLK9", "HCLK_INT_INTERFACE_CK_BUFHCLK9" ], [ "HCLK_FIFO_CK_BUFHCLK10", "HCLK_INT_INTERFACE_CK_BUFHCLK10" ], [ "HCLK_FIFO_CK_BUFHCLK11", "HCLK_INT_INTERFACE_CK_BUFHCLK11" ], [ "HCLK_FIFO_CK_BUFRCLK0", "HCLK_INT_INTERFACE_CK_BUFRCLK0" ], [ "HCLK_FIFO_CK_BUFRCLK1", "HCLK_INT_INTERFACE_CK_BUFRCLK1" ], [ "HCLK_FIFO_CK_BUFRCLK2", "HCLK_INT_INTERFACE_CK_BUFRCLK2" ], [ "HCLK_FIFO_CK_BUFRCLK3", "HCLK_INT_INTERFACE_CK_BUFRCLK3" ], [ "HCLK_FIFO_PERFCLK0", "HCLK_INT_INTERFACE_PERFCLK0" ], [ "HCLK_FIFO_PERFCLK1", "HCLK_INT_INTERFACE_PERFCLK1" ], [ "HCLK_FIFO_PERFCLK2", "HCLK_INT_INTERFACE_PERFCLK2" ], [ "HCLK_FIFO_PERFCLK3", "HCLK_INT_INTERFACE_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_GTX", "HCLK_INT_INTERFACE" ], "wire_pairs": [ [ "HCLK_GTX_CK_IN4", "HCLK_INT_INTERFACE_CK_IN4" ], [ "HCLK_GTX_CK_IN5", "HCLK_INT_INTERFACE_CK_IN5" ], [ "HCLK_GTX_CK_IN6", "HCLK_INT_INTERFACE_CK_IN6" ], [ "HCLK_GTX_CK_IN7", "HCLK_INT_INTERFACE_CK_IN7" ], [ "HCLK_GTX_CK_IN8", "HCLK_INT_INTERFACE_CK_IN8" ], [ "HCLK_GTX_CK_IN9", "HCLK_INT_INTERFACE_CK_IN9" ], [ "HCLK_GTX_CK_IN10", "HCLK_INT_INTERFACE_CK_IN10" ], [ "HCLK_GTX_CK_IN11", "HCLK_INT_INTERFACE_CK_IN11" ], [ "HCLK_GTX_CK_IN12", "HCLK_INT_INTERFACE_CK_IN12" ], [ "HCLK_GTX_CK_IN13", "HCLK_INT_INTERFACE_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_GTX", "HCLK_TERM_GTX" ], "wire_pairs": [ [ "HCLK_GTX_CK_IN4", "HCLK_TERM_GTX_CK_IN4" ], [ "HCLK_GTX_CK_IN5", "HCLK_TERM_GTX_CK_IN5" ], [ "HCLK_GTX_CK_IN6", "HCLK_TERM_GTX_CK_IN6" ], [ "HCLK_GTX_CK_IN7", "HCLK_TERM_GTX_CK_IN7" ], [ "HCLK_GTX_CK_IN8", "HCLK_TERM_GTX_CK_IN8" ], [ "HCLK_GTX_CK_IN9", "HCLK_TERM_GTX_CK_IN9" ], [ "HCLK_GTX_CK_IN10", "HCLK_TERM_GTX_CK_IN10" ], [ "HCLK_GTX_CK_IN11", "HCLK_TERM_GTX_CK_IN11" ], [ "HCLK_GTX_CK_IN12", "HCLK_TERM_GTX_CK_IN12" ], [ "HCLK_GTX_CK_IN13", "HCLK_TERM_GTX_CK_IN13" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_INT_INTERFACE", "HCLK_L" ], "wire_pairs": [ [ "HCLK_INT_INTERFACE_CCIO0", "HCLK_CCIO0" ], [ "HCLK_INT_INTERFACE_CCIO1", "HCLK_CCIO1" ], [ "HCLK_INT_INTERFACE_CCIO2", "HCLK_CCIO2" ], [ "HCLK_INT_INTERFACE_CCIO3", "HCLK_CCIO3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK0", "HCLK_CK_BUFRCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK1", "HCLK_CK_BUFRCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK2", "HCLK_CK_BUFRCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK3", "HCLK_CK_BUFRCLK3" ], [ "HCLK_INT_INTERFACE_CK_IN0", "HCLK_CK_IN0" ], [ "HCLK_INT_INTERFACE_CK_IN1", "HCLK_CK_IN1" ], [ "HCLK_INT_INTERFACE_CK_IN2", "HCLK_CK_IN2" ], [ "HCLK_INT_INTERFACE_CK_IN3", "HCLK_CK_IN3" ], [ "HCLK_INT_INTERFACE_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_INT_INTERFACE_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_INT_INTERFACE_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_INT_INTERFACE_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_INT_INTERFACE_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_INT_INTERFACE_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_INT_INTERFACE_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_INT_INTERFACE_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_INT_INTERFACE_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_INT_INTERFACE_CK_IN13", "HCLK_CK_IN13" ], [ "HCLK_INT_INTERFACE_PERFCLK0", "HCLK_INT_PERFCLK0" ], [ "HCLK_INT_INTERFACE_PERFCLK1", "HCLK_INT_PERFCLK1" ], [ "HCLK_INT_INTERFACE_PERFCLK2", "HCLK_INT_PERFCLK2" ], [ "HCLK_INT_INTERFACE_PERFCLK3", "HCLK_INT_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_INT_INTERFACE", "HCLK_R" ], "wire_pairs": [ [ "HCLK_INT_INTERFACE_CCIO0", "HCLK_CCIO0" ], [ "HCLK_INT_INTERFACE_CCIO1", "HCLK_CCIO1" ], [ "HCLK_INT_INTERFACE_CCIO2", "HCLK_CCIO2" ], [ "HCLK_INT_INTERFACE_CCIO3", "HCLK_CCIO3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK0", "HCLK_CK_BUFRCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK1", "HCLK_CK_BUFRCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK2", "HCLK_CK_BUFRCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK3", "HCLK_CK_BUFRCLK3" ], [ "HCLK_INT_INTERFACE_CK_IN0", "HCLK_CK_IN0" ], [ "HCLK_INT_INTERFACE_CK_IN1", "HCLK_CK_IN1" ], [ "HCLK_INT_INTERFACE_CK_IN2", "HCLK_CK_IN2" ], [ "HCLK_INT_INTERFACE_CK_IN3", "HCLK_CK_IN3" ], [ "HCLK_INT_INTERFACE_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_INT_INTERFACE_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_INT_INTERFACE_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_INT_INTERFACE_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_INT_INTERFACE_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_INT_INTERFACE_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_INT_INTERFACE_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_INT_INTERFACE_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_INT_INTERFACE_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_INT_INTERFACE_CK_IN13", "HCLK_CK_IN13" ], [ "HCLK_INT_INTERFACE_PERFCLK0", "HCLK_INT_PERFCLK0" ], [ "HCLK_INT_INTERFACE_PERFCLK1", "HCLK_INT_PERFCLK1" ], [ "HCLK_INT_INTERFACE_PERFCLK2", "HCLK_INT_PERFCLK2" ], [ "HCLK_INT_INTERFACE_PERFCLK3", "HCLK_INT_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_INT_INTERFACE", "HCLK_TERM" ], "wire_pairs": [ [ "HCLK_INT_INTERFACE_CCIO0", "HCLK_TERM_CCIO0" ], [ "HCLK_INT_INTERFACE_CCIO1", "HCLK_TERM_CCIO1" ], [ "HCLK_INT_INTERFACE_CCIO2", "HCLK_TERM_CCIO2" ], [ "HCLK_INT_INTERFACE_CCIO3", "HCLK_TERM_CCIO3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK0", "HCLK_TERM_CK_BUFHCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK1", "HCLK_TERM_CK_BUFHCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK2", "HCLK_TERM_CK_BUFHCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK3", "HCLK_TERM_CK_BUFHCLK3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK4", "HCLK_TERM_CK_BUFHCLK4" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK5", "HCLK_TERM_CK_BUFHCLK5" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK6", "HCLK_TERM_CK_BUFHCLK6" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK7", "HCLK_TERM_CK_BUFHCLK7" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK8", "HCLK_TERM_CK_BUFHCLK8" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK9", "HCLK_TERM_CK_BUFHCLK9" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK10", "HCLK_TERM_CK_BUFHCLK10" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK11", "HCLK_TERM_CK_BUFHCLK11" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK0", "HCLK_TERM_CK_BUFRCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK1", "HCLK_TERM_CK_BUFRCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK2", "HCLK_TERM_CK_BUFRCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK3", "HCLK_TERM_CK_BUFRCLK3" ], [ "HCLK_INT_INTERFACE_PERFCLK0", "HCLK_TERM_PERFCLK0" ], [ "HCLK_INT_INTERFACE_PERFCLK1", "HCLK_TERM_PERFCLK1" ], [ "HCLK_INT_INTERFACE_PERFCLK2", "HCLK_TERM_PERFCLK2" ], [ "HCLK_INT_INTERFACE_PERFCLK3", "HCLK_TERM_PERFCLK3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_INT_INTERFACE", "HCLK_TERM" ], "wire_pairs": [ [ "HCLK_INT_INTERFACE_CCIO0", "HCLK_TERM_CCIO0" ], [ "HCLK_INT_INTERFACE_CCIO1", "HCLK_TERM_CCIO1" ], [ "HCLK_INT_INTERFACE_CCIO2", "HCLK_TERM_CCIO2" ], [ "HCLK_INT_INTERFACE_CCIO3", "HCLK_TERM_CCIO3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK0", "HCLK_TERM_CK_BUFHCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK1", "HCLK_TERM_CK_BUFHCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK2", "HCLK_TERM_CK_BUFHCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK3", "HCLK_TERM_CK_BUFHCLK3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK4", "HCLK_TERM_CK_BUFHCLK4" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK5", "HCLK_TERM_CK_BUFHCLK5" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK6", "HCLK_TERM_CK_BUFHCLK6" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK7", "HCLK_TERM_CK_BUFHCLK7" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK8", "HCLK_TERM_CK_BUFHCLK8" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK9", "HCLK_TERM_CK_BUFHCLK9" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK10", "HCLK_TERM_CK_BUFHCLK10" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK11", "HCLK_TERM_CK_BUFHCLK11" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK0", "HCLK_TERM_CK_BUFRCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK1", "HCLK_TERM_CK_BUFRCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK2", "HCLK_TERM_CK_BUFRCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK3", "HCLK_TERM_CK_BUFRCLK3" ], [ "HCLK_INT_INTERFACE_PERFCLK0", "HCLK_TERM_PERFCLK0" ], [ "HCLK_INT_INTERFACE_PERFCLK1", "HCLK_TERM_PERFCLK1" ], [ "HCLK_INT_INTERFACE_PERFCLK2", "HCLK_TERM_PERFCLK2" ], [ "HCLK_INT_INTERFACE_PERFCLK3", "HCLK_TERM_PERFCLK3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_INT_INTERFACE", "HCLK_VFRAME" ], "wire_pairs": [ [ "HCLK_INT_INTERFACE_CK_BUFHCLK0", "HCLK_VFRAME_CK_BUFHCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK1", "HCLK_VFRAME_CK_BUFHCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK2", "HCLK_VFRAME_CK_BUFHCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK3", "HCLK_VFRAME_CK_BUFHCLK3" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK4", "HCLK_VFRAME_CK_BUFHCLK4" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK5", "HCLK_VFRAME_CK_BUFHCLK5" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK6", "HCLK_VFRAME_CK_BUFHCLK6" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK7", "HCLK_VFRAME_CK_BUFHCLK7" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK8", "HCLK_VFRAME_CK_BUFHCLK8" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK9", "HCLK_VFRAME_CK_BUFHCLK9" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK10", "HCLK_VFRAME_CK_BUFHCLK10" ], [ "HCLK_INT_INTERFACE_CK_BUFHCLK11", "HCLK_VFRAME_CK_BUFHCLK11" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK0", "HCLK_VFRAME_CK_BUFRCLK0" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK1", "HCLK_VFRAME_CK_BUFRCLK1" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK2", "HCLK_VFRAME_CK_BUFRCLK2" ], [ "HCLK_INT_INTERFACE_CK_BUFRCLK3", "HCLK_VFRAME_CK_BUFRCLK3" ], [ "HCLK_INT_INTERFACE_CK_IN0", "HCLK_VFRAME_CK_IN0" ], [ "HCLK_INT_INTERFACE_CK_IN1", "HCLK_VFRAME_CK_IN1" ], [ "HCLK_INT_INTERFACE_CK_IN2", "HCLK_VFRAME_CK_IN2" ], [ "HCLK_INT_INTERFACE_CK_IN3", "HCLK_VFRAME_CK_IN3" ], [ "HCLK_INT_INTERFACE_CK_IN4", "HCLK_VFRAME_CK_IN4" ], [ "HCLK_INT_INTERFACE_CK_IN5", "HCLK_VFRAME_CK_IN5" ], [ "HCLK_INT_INTERFACE_CK_IN6", "HCLK_VFRAME_CK_IN6" ], [ "HCLK_INT_INTERFACE_CK_IN7", "HCLK_VFRAME_CK_IN7" ], [ "HCLK_INT_INTERFACE_CK_IN8", "HCLK_VFRAME_CK_IN8" ], [ "HCLK_INT_INTERFACE_CK_IN9", "HCLK_VFRAME_CK_IN9" ], [ "HCLK_INT_INTERFACE_CK_IN10", "HCLK_VFRAME_CK_IN10" ], [ "HCLK_INT_INTERFACE_CK_IN11", "HCLK_VFRAME_CK_IN11" ], [ "HCLK_INT_INTERFACE_CK_IN12", "HCLK_VFRAME_CK_IN12" ], [ "HCLK_INT_INTERFACE_CK_IN13", "HCLK_VFRAME_CK_IN13" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_IOB", "HCLK_IOI" ], "wire_pairs": [ [ "HCLK_IOB_CK_BUFHCLK0", "HCLK_IOI_CK_BUFHCLK0" ], [ "HCLK_IOB_CK_BUFHCLK1", "HCLK_IOI_CK_BUFHCLK1" ], [ "HCLK_IOB_CK_BUFHCLK2", "HCLK_IOI_CK_BUFHCLK2" ], [ "HCLK_IOB_CK_BUFHCLK3", "HCLK_IOI_CK_BUFHCLK3" ], [ "HCLK_IOB_CK_BUFHCLK4", "HCLK_IOI_CK_BUFHCLK4" ], [ "HCLK_IOB_CK_BUFHCLK5", "HCLK_IOI_CK_BUFHCLK5" ], [ "HCLK_IOB_CK_BUFHCLK6", "HCLK_IOI_CK_BUFHCLK6" ], [ "HCLK_IOB_CK_BUFHCLK7", "HCLK_IOI_CK_BUFHCLK7" ], [ "HCLK_IOB_CK_BUFHCLK8", "HCLK_IOI_CK_BUFHCLK8" ], [ "HCLK_IOB_CK_BUFHCLK9", "HCLK_IOI_CK_BUFHCLK9" ], [ "HCLK_IOB_CK_BUFHCLK10", "HCLK_IOI_CK_BUFHCLK10" ], [ "HCLK_IOB_CK_BUFHCLK11", "HCLK_IOI_CK_BUFHCLK11" ], [ "HCLK_IOB_CK_BUFRCLK0", "HCLK_IOI_CK_BUFRCLK0" ], [ "HCLK_IOB_CK_BUFRCLK1", "HCLK_IOI_CK_BUFRCLK1" ], [ "HCLK_IOB_CK_BUFRCLK2", "HCLK_IOI_CK_BUFRCLK2" ], [ "HCLK_IOB_CK_BUFRCLK3", "HCLK_IOI_CK_BUFRCLK3" ], [ "HCLK_IOB_PERFCLK0", "HCLK_IOI_IOCLK_PLL0" ], [ "HCLK_IOB_PERFCLK1", "HCLK_IOI_IOCLK_PLL1" ], [ "HCLK_IOB_PERFCLK2", "HCLK_IOI_IOCLK_PLL2" ], [ "HCLK_IOB_PERFCLK3", "HCLK_IOI_IOCLK_PLL3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_IOB", "HCLK_IOI3" ], "wire_pairs": [ [ "HCLK_IOB_CK_BUFHCLK0", "HCLK_IOI_CK_BUFHCLK0" ], [ "HCLK_IOB_CK_BUFHCLK1", "HCLK_IOI_CK_BUFHCLK1" ], [ "HCLK_IOB_CK_BUFHCLK2", "HCLK_IOI_CK_BUFHCLK2" ], [ "HCLK_IOB_CK_BUFHCLK3", "HCLK_IOI_CK_BUFHCLK3" ], [ "HCLK_IOB_CK_BUFHCLK4", "HCLK_IOI_CK_BUFHCLK4" ], [ "HCLK_IOB_CK_BUFHCLK5", "HCLK_IOI_CK_BUFHCLK5" ], [ "HCLK_IOB_CK_BUFHCLK6", "HCLK_IOI_CK_BUFHCLK6" ], [ "HCLK_IOB_CK_BUFHCLK7", "HCLK_IOI_CK_BUFHCLK7" ], [ "HCLK_IOB_CK_BUFHCLK8", "HCLK_IOI_CK_BUFHCLK8" ], [ "HCLK_IOB_CK_BUFHCLK9", "HCLK_IOI_CK_BUFHCLK9" ], [ "HCLK_IOB_CK_BUFHCLK10", "HCLK_IOI_CK_BUFHCLK10" ], [ "HCLK_IOB_CK_BUFHCLK11", "HCLK_IOI_CK_BUFHCLK11" ], [ "HCLK_IOB_CK_BUFRCLK0", "HCLK_IOI_CK_BUFRCLK0" ], [ "HCLK_IOB_CK_BUFRCLK1", "HCLK_IOI_CK_BUFRCLK1" ], [ "HCLK_IOB_CK_BUFRCLK2", "HCLK_IOI_CK_BUFRCLK2" ], [ "HCLK_IOB_CK_BUFRCLK3", "HCLK_IOI_CK_BUFRCLK3" ], [ "HCLK_IOB_PERFCLK0", "HCLK_IOI_IOCLK_PLL0" ], [ "HCLK_IOB_PERFCLK1", "HCLK_IOI_IOCLK_PLL1" ], [ "HCLK_IOB_PERFCLK2", "HCLK_IOI_IOCLK_PLL2" ], [ "HCLK_IOB_PERFCLK3", "HCLK_IOI_IOCLK_PLL3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "HCLK_IOI", "HCLK_TERM" ], "wire_pairs": [ [ "HCLK_IOI_CK_BUFHCLK0", "HCLK_TERM_CK_BUFHCLK0" ], [ "HCLK_IOI_CK_BUFHCLK1", "HCLK_TERM_CK_BUFHCLK1" ], [ "HCLK_IOI_CK_BUFHCLK2", "HCLK_TERM_CK_BUFHCLK2" ], [ "HCLK_IOI_CK_BUFHCLK3", "HCLK_TERM_CK_BUFHCLK3" ], [ "HCLK_IOI_CK_BUFHCLK4", "HCLK_TERM_CK_BUFHCLK4" ], [ "HCLK_IOI_CK_BUFHCLK5", "HCLK_TERM_CK_BUFHCLK5" ], [ "HCLK_IOI_CK_BUFHCLK6", "HCLK_TERM_CK_BUFHCLK6" ], [ "HCLK_IOI_CK_BUFHCLK7", "HCLK_TERM_CK_BUFHCLK7" ], [ "HCLK_IOI_CK_BUFHCLK8", "HCLK_TERM_CK_BUFHCLK8" ], [ "HCLK_IOI_CK_BUFHCLK9", "HCLK_TERM_CK_BUFHCLK9" ], [ "HCLK_IOI_CK_BUFHCLK10", "HCLK_TERM_CK_BUFHCLK10" ], [ "HCLK_IOI_CK_BUFHCLK11", "HCLK_TERM_CK_BUFHCLK11" ], [ "HCLK_IOI_CK_BUFRCLK0", "HCLK_TERM_CK_BUFRCLK0" ], [ "HCLK_IOI_CK_BUFRCLK1", "HCLK_TERM_CK_BUFRCLK1" ], [ "HCLK_IOI_CK_BUFRCLK2", "HCLK_TERM_CK_BUFRCLK2" ], [ "HCLK_IOI_CK_BUFRCLK3", "HCLK_TERM_CK_BUFRCLK3" ], [ "HCLK_IOI_I2IOCLK_BOT0", "HCLK_TERM_CCIO2" ], [ "HCLK_IOI_I2IOCLK_BOT1", "HCLK_TERM_CCIO3" ], [ "HCLK_IOI_I2IOCLK_TOP0", "HCLK_TERM_CCIO0" ], [ "HCLK_IOI_I2IOCLK_TOP1", "HCLK_TERM_CCIO1" ], [ "HCLK_IOI_IOCLK_PLL0", "HCLK_TERM_PERFCLK0" ], [ "HCLK_IOI_IOCLK_PLL1", "HCLK_TERM_PERFCLK1" ], [ "HCLK_IOI_IOCLK_PLL2", "HCLK_TERM_PERFCLK2" ], [ "HCLK_IOI_IOCLK_PLL3", "HCLK_TERM_PERFCLK3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "HCLK_IOI", "RIOI" ], "wire_pairs": [ [ "HCLK_IOI_DCI_DCIDONE", "IOI_DCI_DCIDONE" ], [ "HCLK_IOI_DCI_TSTHLN", "IOI_DCI_TSTHLN" ], [ "HCLK_IOI_DCI_TSTHLP", "IOI_DCI_TSTHLP" ], [ "HCLK_IOI_DCI_TSTRST", "IOI_DCI_TSTRST0" ], [ "HCLK_IOI_I2IOCLK_TOP0", "RIOI_I2GCLK_TOP0" ], [ "HCLK_IOI_I2IOCLK_TOP1", "RIOI_I2GCLK_TOP1" ], [ "HCLK_IOI_IDELAYCTRL_DNPULSEOUT", "IOI_IDELAYCTRL_DNPULSEOUT" ], [ "HCLK_IOI_IDELAYCTRL_RST", "IOI_IDELAYCTRL_RST" ], [ "HCLK_IOI_IDELAYCTRL_UPPULSEOUT", "IOI_IDELAYCTRL_UPPULSEOUT" ], [ "HCLK_IOI_IOCLK0", "IOI_IOCLK0" ], [ "HCLK_IOI_IOCLK1", "IOI_IOCLK1" ], [ "HCLK_IOI_IOCLK2", "IOI_IOCLK2" ], [ "HCLK_IOI_IOCLK3", "IOI_IOCLK3" ], [ "HCLK_IOI_LEAF_GCLK_TOP0", "IOI_LEAF_GCLK0" ], [ "HCLK_IOI_LEAF_GCLK_TOP1", "IOI_LEAF_GCLK1" ], [ "HCLK_IOI_LEAF_GCLK_TOP2", "IOI_LEAF_GCLK2" ], [ "HCLK_IOI_LEAF_GCLK_TOP3", "IOI_LEAF_GCLK3" ], [ "HCLK_IOI_LEAF_GCLK_TOP4", "IOI_LEAF_GCLK4" ], [ "HCLK_IOI_LEAF_GCLK_TOP5", "IOI_LEAF_GCLK5" ], [ "HCLK_IOI_RCLK2IO0", "IOI_RCLK_FORIO0" ], [ "HCLK_IOI_RCLK2IO1", "IOI_RCLK_FORIO1" ], [ "HCLK_IOI_RCLK2IO2", "IOI_RCLK_FORIO2" ], [ "HCLK_IOI_RCLK2IO3", "IOI_RCLK_FORIO3" ], [ "HCLK_IOI_RCLK_IMUX0", "IOI_IMUX_RC0" ], [ "HCLK_IOI_RCLK_IMUX1", "IOI_IMUX_RC1" ], [ "HCLK_RCLK_DIV_CE0", "IOI_RCLK_DIV_CE0" ], [ "HCLK_RCLK_DIV_CE1", "IOI_RCLK_DIV_CE1" ], [ "HCLK_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0" ], [ "HCLK_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "HCLK_IOI", "RIOI" ], "wire_pairs": [ [ "HCLK_IOI_DCI_TSTCLK", "IOI_DCI_TSTCLK" ], [ "HCLK_IOI_I2IOCLK_BOT0", "RIOI_I2GCLK_BOT1" ], [ "HCLK_IOI_I2IOCLK_BOT1", "RIOI_I2GCLK_TOP0" ], [ "HCLK_IOI_IDELAYCTRL_OUTN1", "IOI_IDELAYCTRL_OUTN1" ], [ "HCLK_IOI_IDELAYCTRL_OUTN65", "IOI_IDELAYCTRL_OUTN65" ], [ "HCLK_IOI_IDELAYCTRL_RDY", "IOI_IDELAYCTRL_RDY" ], [ "HCLK_IOI_INT_DCI_EN", "IOI_INT_DCI_EN" ], [ "HCLK_IOI_IOCLK0", "IOI_IOCLK0" ], [ "HCLK_IOI_IOCLK1", "IOI_IOCLK1" ], [ "HCLK_IOI_IOCLK2", "IOI_IOCLK2" ], [ "HCLK_IOI_IOCLK3", "IOI_IOCLK3" ], [ "HCLK_IOI_LEAF_GCLK_BOT0", "IOI_LEAF_GCLK0" ], [ "HCLK_IOI_LEAF_GCLK_BOT1", "IOI_LEAF_GCLK1" ], [ "HCLK_IOI_LEAF_GCLK_BOT2", "IOI_LEAF_GCLK2" ], [ "HCLK_IOI_LEAF_GCLK_BOT3", "IOI_LEAF_GCLK3" ], [ "HCLK_IOI_LEAF_GCLK_BOT4", "IOI_LEAF_GCLK4" ], [ "HCLK_IOI_LEAF_GCLK_BOT5", "IOI_LEAF_GCLK5" ], [ "HCLK_IOI_RCLK2IO0", "IOI_RCLK_FORIO0" ], [ "HCLK_IOI_RCLK2IO1", "IOI_RCLK_FORIO1" ], [ "HCLK_IOI_RCLK2IO2", "IOI_RCLK_FORIO2" ], [ "HCLK_IOI_RCLK2IO3", "IOI_RCLK_FORIO3" ], [ "HCLK_IOI_RCLK_IMUX2", "IOI_IMUX_RC2" ], [ "HCLK_IOI_RCLK_IMUX3", "IOI_IMUX_RC3" ], [ "HCLK_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2" ], [ "HCLK_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3" ], [ "HCLK_RCLK_DIV_CLR2", "IOI_RCLK_DIV_CLR2" ], [ "HCLK_RCLK_DIV_CLR3", "IOI_RCLK_DIV_CLR3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_IOI3", "HCLK_TERM" ], "wire_pairs": [ [ "HCLK_IOI_CK_BUFHCLK0", "HCLK_TERM_CK_BUFHCLK0" ], [ "HCLK_IOI_CK_BUFHCLK1", "HCLK_TERM_CK_BUFHCLK1" ], [ "HCLK_IOI_CK_BUFHCLK2", "HCLK_TERM_CK_BUFHCLK2" ], [ "HCLK_IOI_CK_BUFHCLK3", "HCLK_TERM_CK_BUFHCLK3" ], [ "HCLK_IOI_CK_BUFHCLK4", "HCLK_TERM_CK_BUFHCLK4" ], [ "HCLK_IOI_CK_BUFHCLK5", "HCLK_TERM_CK_BUFHCLK5" ], [ "HCLK_IOI_CK_BUFHCLK6", "HCLK_TERM_CK_BUFHCLK6" ], [ "HCLK_IOI_CK_BUFHCLK7", "HCLK_TERM_CK_BUFHCLK7" ], [ "HCLK_IOI_CK_BUFHCLK8", "HCLK_TERM_CK_BUFHCLK8" ], [ "HCLK_IOI_CK_BUFHCLK9", "HCLK_TERM_CK_BUFHCLK9" ], [ "HCLK_IOI_CK_BUFHCLK10", "HCLK_TERM_CK_BUFHCLK10" ], [ "HCLK_IOI_CK_BUFHCLK11", "HCLK_TERM_CK_BUFHCLK11" ], [ "HCLK_IOI_CK_BUFRCLK0", "HCLK_TERM_CK_BUFRCLK0" ], [ "HCLK_IOI_CK_BUFRCLK1", "HCLK_TERM_CK_BUFRCLK1" ], [ "HCLK_IOI_CK_BUFRCLK2", "HCLK_TERM_CK_BUFRCLK2" ], [ "HCLK_IOI_CK_BUFRCLK3", "HCLK_TERM_CK_BUFRCLK3" ], [ "HCLK_IOI_I2IOCLK_BOT0", "HCLK_TERM_CCIO2" ], [ "HCLK_IOI_I2IOCLK_BOT1", "HCLK_TERM_CCIO3" ], [ "HCLK_IOI_I2IOCLK_TOP0", "HCLK_TERM_CCIO0" ], [ "HCLK_IOI_I2IOCLK_TOP1", "HCLK_TERM_CCIO1" ], [ "HCLK_IOI_IOCLK_PLL0", "HCLK_TERM_PERFCLK0" ], [ "HCLK_IOI_IOCLK_PLL1", "HCLK_TERM_PERFCLK1" ], [ "HCLK_IOI_IOCLK_PLL2", "HCLK_TERM_PERFCLK2" ], [ "HCLK_IOI_IOCLK_PLL3", "HCLK_TERM_PERFCLK3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "HCLK_IOI3", "LIOI3" ], "wire_pairs": [ [ "HCLK_IOI_I2IOCLK_TOP0", "LIOI_I2GCLK_TOP0" ], [ "HCLK_IOI_I2IOCLK_TOP1", "LIOI_I2GCLK_TOP1" ], [ "HCLK_IOI_IDELAYCTRL_DNPULSEOUT", "IOI_IDELAYCTRL_DNPULSEOUT" ], [ "HCLK_IOI_IDELAYCTRL_RST", "IOI_IDELAYCTRL_RST" ], [ "HCLK_IOI_IDELAYCTRL_UPPULSEOUT", "IOI_IDELAYCTRL_UPPULSEOUT" ], [ "HCLK_IOI_IOCLK0", "IOI_IOCLK0" ], [ "HCLK_IOI_IOCLK1", "IOI_IOCLK1" ], [ "HCLK_IOI_IOCLK2", "IOI_IOCLK2" ], [ "HCLK_IOI_IOCLK3", "IOI_IOCLK3" ], [ "HCLK_IOI_LEAF_GCLK_TOP0", "IOI_LEAF_GCLK0" ], [ "HCLK_IOI_LEAF_GCLK_TOP1", "IOI_LEAF_GCLK1" ], [ "HCLK_IOI_LEAF_GCLK_TOP2", "IOI_LEAF_GCLK2" ], [ "HCLK_IOI_LEAF_GCLK_TOP3", "IOI_LEAF_GCLK3" ], [ "HCLK_IOI_LEAF_GCLK_TOP4", "IOI_LEAF_GCLK4" ], [ "HCLK_IOI_LEAF_GCLK_TOP5", "IOI_LEAF_GCLK5" ], [ "HCLK_IOI_RCLK2IO0", "IOI_RCLK_FORIO0" ], [ "HCLK_IOI_RCLK2IO1", "IOI_RCLK_FORIO1" ], [ "HCLK_IOI_RCLK2IO2", "IOI_RCLK_FORIO2" ], [ "HCLK_IOI_RCLK2IO3", "IOI_RCLK_FORIO3" ], [ "HCLK_IOI_RCLK_IMUX0", "IOI_IMUX_RC0" ], [ "HCLK_IOI_RCLK_IMUX1", "IOI_IMUX_RC1" ], [ "HCLK_RCLK_DIV_CE0", "IOI_RCLK_DIV_CE0" ], [ "HCLK_RCLK_DIV_CE1", "IOI_RCLK_DIV_CE1" ], [ "HCLK_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0" ], [ "HCLK_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "HCLK_IOI3", "LIOI3" ], "wire_pairs": [ [ "HCLK_IOI_I2IOCLK_BOT0", "LIOI_I2GCLK_BOT1" ], [ "HCLK_IOI_I2IOCLK_BOT1", "LIOI_I2GCLK_TOP0" ], [ "HCLK_IOI_IDELAYCTRL_OUTN1", "IOI_IDELAYCTRL_OUTN1" ], [ "HCLK_IOI_IDELAYCTRL_OUTN65", "IOI_IDELAYCTRL_OUTN65" ], [ "HCLK_IOI_IDELAYCTRL_RDY", "IOI_IDELAYCTRL_RDY" ], [ "HCLK_IOI_IOCLK0", "IOI_IOCLK0" ], [ "HCLK_IOI_IOCLK1", "IOI_IOCLK1" ], [ "HCLK_IOI_IOCLK2", "IOI_IOCLK2" ], [ "HCLK_IOI_IOCLK3", "IOI_IOCLK3" ], [ "HCLK_IOI_LEAF_GCLK_BOT0", "IOI_LEAF_GCLK0" ], [ "HCLK_IOI_LEAF_GCLK_BOT1", "IOI_LEAF_GCLK1" ], [ "HCLK_IOI_LEAF_GCLK_BOT2", "IOI_LEAF_GCLK2" ], [ "HCLK_IOI_LEAF_GCLK_BOT3", "IOI_LEAF_GCLK3" ], [ "HCLK_IOI_LEAF_GCLK_BOT4", "IOI_LEAF_GCLK4" ], [ "HCLK_IOI_LEAF_GCLK_BOT5", "IOI_LEAF_GCLK5" ], [ "HCLK_IOI_RCLK2IO0", "IOI_RCLK_FORIO0" ], [ "HCLK_IOI_RCLK2IO1", "IOI_RCLK_FORIO1" ], [ "HCLK_IOI_RCLK2IO2", "IOI_RCLK_FORIO2" ], [ "HCLK_IOI_RCLK2IO3", "IOI_RCLK_FORIO3" ], [ "HCLK_IOI_RCLK_IMUX2", "IOI_IMUX_RC2" ], [ "HCLK_IOI_RCLK_IMUX3", "IOI_IMUX_RC3" ], [ "HCLK_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2" ], [ "HCLK_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3" ], [ "HCLK_RCLK_DIV_CLR2", "IOI_RCLK_DIV_CLR2" ], [ "HCLK_RCLK_DIV_CLR3", "IOI_RCLK_DIV_CLR3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_L", "HCLK_R" ], "wire_pairs": [ [ "HCLK_CCIO0", "HCLK_CCIO0" ], [ "HCLK_CCIO1", "HCLK_CCIO1" ], [ "HCLK_CCIO2", "HCLK_CCIO2" ], [ "HCLK_CCIO3", "HCLK_CCIO3" ], [ "HCLK_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_CK_BUFRCLK0", "HCLK_CK_BUFRCLK0" ], [ "HCLK_CK_BUFRCLK1", "HCLK_CK_BUFRCLK1" ], [ "HCLK_CK_BUFRCLK2", "HCLK_CK_BUFRCLK2" ], [ "HCLK_CK_BUFRCLK3", "HCLK_CK_BUFRCLK3" ], [ "HCLK_CK_IN0", "HCLK_CK_IN0" ], [ "HCLK_CK_IN1", "HCLK_CK_IN1" ], [ "HCLK_CK_IN2", "HCLK_CK_IN2" ], [ "HCLK_CK_IN3", "HCLK_CK_IN3" ], [ "HCLK_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_CK_IN13", "HCLK_CK_IN13" ], [ "HCLK_CK_INOUT_L0", "HCLK_CK_OUTIN_R4" ], [ "HCLK_CK_INOUT_L1", "HCLK_CK_OUTIN_R5" ], [ "HCLK_CK_INOUT_L2", "HCLK_CK_OUTIN_R6" ], [ "HCLK_CK_INOUT_L3", "HCLK_CK_OUTIN_R7" ], [ "HCLK_CK_INOUT_L4", "HCLK_CK_OUTIN_R0" ], [ "HCLK_CK_INOUT_L5", "HCLK_CK_OUTIN_R1" ], [ "HCLK_CK_INOUT_L6", "HCLK_CK_OUTIN_R2" ], [ "HCLK_CK_INOUT_L7", "HCLK_CK_OUTIN_R3" ], [ "HCLK_CK_OUTIN_L0", "HCLK_CK_INOUT_R0" ], [ "HCLK_CK_OUTIN_L1", "HCLK_CK_INOUT_R1" ], [ "HCLK_CK_OUTIN_L2", "HCLK_CK_INOUT_R2" ], [ "HCLK_CK_OUTIN_L3", "HCLK_CK_INOUT_R3" ], [ "HCLK_CK_OUTIN_L4", "HCLK_CK_INOUT_R4" ], [ "HCLK_CK_OUTIN_L5", "HCLK_CK_INOUT_R5" ], [ "HCLK_CK_OUTIN_L6", "HCLK_CK_INOUT_R6" ], [ "HCLK_CK_OUTIN_L7", "HCLK_CK_INOUT_R7" ], [ "HCLK_INT_PERFCLK0", "HCLK_INT_PERFCLK0" ], [ "HCLK_INT_PERFCLK1", "HCLK_INT_PERFCLK1" ], [ "HCLK_INT_PERFCLK2", "HCLK_INT_PERFCLK2" ], [ "HCLK_INT_PERFCLK3", "HCLK_INT_PERFCLK3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "HCLK_L", "INT_L" ], "wire_pairs": [ [ "HCLK_BYP_BOUNCE2", "BYP_BOUNCE_N3_2" ], [ "HCLK_BYP_BOUNCE3", "BYP_BOUNCE_N3_3" ], [ "HCLK_BYP_BOUNCE6", "BYP_BOUNCE_N3_6" ], [ "HCLK_BYP_BOUNCE7", "BYP_BOUNCE_N3_7" ], [ "HCLK_EL1BEG3", "EL1BEG_N3" ], [ "HCLK_EL1END_S3_0", "EL1END0" ], [ "HCLK_ER1BEG_S0", "ER1BEG0" ], [ "HCLK_ER1END3", "ER1END_N3_3" ], [ "HCLK_FAN_BOUNCE_S3_0", "FAN_BOUNCE0" ], [ "HCLK_FAN_BOUNCE_S3_2", "FAN_BOUNCE2" ], [ "HCLK_FAN_BOUNCE_S3_4", "FAN_BOUNCE4" ], [ "HCLK_FAN_BOUNCE_S3_6", "FAN_BOUNCE6" ], [ "HCLK_LEAF_CLK_B_TOPL0", "GCLK_L_B6" ], [ "HCLK_LEAF_CLK_B_TOPL1", "GCLK_L_B7" ], [ "HCLK_LEAF_CLK_B_TOPL2", "GCLK_L_B8" ], [ "HCLK_LEAF_CLK_B_TOPL3", "GCLK_L_B9" ], [ "HCLK_LEAF_CLK_B_TOPL4", "GCLK_L_B10" ], [ "HCLK_LEAF_CLK_B_TOPL5", "GCLK_L_B11" ], [ "HCLK_LV0", "LV_L1" ], [ "HCLK_LV1", "LV_L2" ], [ "HCLK_LV2", "LV_L3" ], [ "HCLK_LV3", "LV_L4" ], [ "HCLK_LV4", "LV_L5" ], [ "HCLK_LV5", "LV_L6" ], [ "HCLK_LV6", "LV_L7" ], [ "HCLK_LV7", "LV_L8" ], [ "HCLK_LV8", "LV_L9" ], [ "HCLK_LV9", "LV_L10" ], [ "HCLK_LV10", "LV_L11" ], [ "HCLK_LV11", "LV_L12" ], [ "HCLK_LV12", "LV_L13" ], [ "HCLK_LV13", "LV_L14" ], [ "HCLK_LV14", "LV_L15" ], [ "HCLK_LV15", "LV_L16" ], [ "HCLK_LV16", "LV_L17" ], [ "HCLK_LV17", "LV_L18" ], [ "HCLK_LVB1", "LVB_L1" ], [ "HCLK_LVB2", "LVB_L2" ], [ "HCLK_LVB3", "LVB_L3" ], [ "HCLK_LVB4", "LVB_L4" ], [ "HCLK_LVB5", "LVB_L5" ], [ "HCLK_LVB6", "LVB_L6" ], [ "HCLK_LVB7", "LVB_L7" ], [ "HCLK_LVB8", "LVB_L8" ], [ "HCLK_LVB9", "LVB_L9" ], [ "HCLK_LVB10", "LVB_L10" ], [ "HCLK_LVB11", "LVB_L11" ], [ "HCLK_LVB12", "LVB_L12" ], [ "HCLK_NE2BEG0", "NE2A0" ], [ "HCLK_NE2BEG1", "NE2A1" ], [ "HCLK_NE2BEG2", "NE2A2" ], [ "HCLK_NE2BEG3", "NE2A3" ], [ "HCLK_NE2END_S3_0", "NE2END0" ], [ "HCLK_NE6A0", "NE6B0" ], [ "HCLK_NE6A1", "NE6B1" ], [ "HCLK_NE6A2", "NE6B2" ], [ "HCLK_NE6A3", "NE6B3" ], [ "HCLK_NE6B0", "NE6C0" ], [ "HCLK_NE6B1", "NE6C1" ], [ "HCLK_NE6B2", "NE6C2" ], [ "HCLK_NE6B3", "NE6C3" ], [ "HCLK_NE6C0", "NE6D0" ], [ "HCLK_NE6C1", "NE6D1" ], [ "HCLK_NE6C2", "NE6D2" ], [ "HCLK_NE6C3", "NE6D3" ], [ "HCLK_NE6D0", "NE6E0" ], [ "HCLK_NE6D1", "NE6E1" ], [ "HCLK_NE6D2", "NE6E2" ], [ "HCLK_NE6D3", "NE6E3" ], [ "HCLK_NL1BEG0", "NL1END0" ], [ "HCLK_NL1BEG1", "NL1END1" ], [ "HCLK_NL1BEG2", "NL1END2" ], [ "HCLK_NL1END_S3_0", "NL1END0" ], [ "HCLK_NN2A0", "NN2END0" ], [ "HCLK_NN2A1", "NN2END1" ], [ "HCLK_NN2A2", "NN2END2" ], [ "HCLK_NN2A3", "NN2END3" ], [ "HCLK_NN2BEG0", "NN2A0" ], [ "HCLK_NN2BEG1", "NN2A1" ], [ "HCLK_NN2BEG2", "NN2A2" ], [ "HCLK_NN2BEG3", "NN2A3" ], [ "HCLK_NN2END_S2_0", "NN2END0" ], [ "HCLK_NN6A0", "NN6B0" ], [ "HCLK_NN6A1", "NN6B1" ], [ "HCLK_NN6A2", "NN6B2" ], [ "HCLK_NN6A3", "NN6B3" ], [ "HCLK_NN6B0", "NN6C0" ], [ "HCLK_NN6B1", "NN6C1" ], [ "HCLK_NN6B2", "NN6C2" ], [ "HCLK_NN6B3", "NN6C3" ], [ "HCLK_NN6BEG0", "NN6A0" ], [ "HCLK_NN6BEG1", "NN6A1" ], [ "HCLK_NN6BEG2", "NN6A2" ], [ "HCLK_NN6BEG3", "NN6A3" ], [ "HCLK_NN6C0", "NN6D0" ], [ "HCLK_NN6C1", "NN6D1" ], [ "HCLK_NN6C2", "NN6D2" ], [ "HCLK_NN6C3", "NN6D3" ], [ "HCLK_NN6D0", "NN6E0" ], [ "HCLK_NN6D1", "NN6E1" ], [ "HCLK_NN6D2", "NN6E2" ], [ "HCLK_NN6D3", "NN6E3" ], [ "HCLK_NN6E0", "NN6END0" ], [ "HCLK_NN6E1", "NN6END1" ], [ "HCLK_NN6E2", "NN6END2" ], [ "HCLK_NN6E3", "NN6END3" ], [ "HCLK_NN6END_S1_0", "NN6END0" ], [ "HCLK_NR1BEG0", "NR1END0" ], [ "HCLK_NR1BEG1", "NR1END1" ], [ "HCLK_NR1BEG2", "NR1END2" ], [ "HCLK_NR1BEG3", "NR1END3" ], [ "HCLK_NW2A0", "NW2A0" ], [ "HCLK_NW2A1", "NW2A1" ], [ "HCLK_NW2A2", "NW2A2" ], [ "HCLK_NW2A3", "NW2A3" ], [ "HCLK_NW2END_S0_0", "NW2END0" ], [ "HCLK_NW6A0", "NW6B0" ], [ "HCLK_NW6A1", "NW6B1" ], [ "HCLK_NW6A2", "NW6B2" ], [ "HCLK_NW6A3", "NW6B3" ], [ "HCLK_NW6B0", "NW6C0" ], [ "HCLK_NW6B1", "NW6C1" ], [ "HCLK_NW6B2", "NW6C2" ], [ "HCLK_NW6B3", "NW6C3" ], [ "HCLK_NW6C0", "NW6D0" ], [ "HCLK_NW6C1", "NW6D1" ], [ "HCLK_NW6C2", "NW6D2" ], [ "HCLK_NW6C3", "NW6D3" ], [ "HCLK_NW6D0", "NW6E0" ], [ "HCLK_NW6D1", "NW6E1" ], [ "HCLK_NW6D2", "NW6E2" ], [ "HCLK_NW6D3", "NW6E3" ], [ "HCLK_NW6END_S0_0", "NW6END0" ], [ "HCLK_SE2A0", "SE2BEG0" ], [ "HCLK_SE2A1", "SE2BEG1" ], [ "HCLK_SE2A2", "SE2BEG2" ], [ "HCLK_SE2A3", "SE2BEG3" ], [ "HCLK_SE6B0", "SE6A0" ], [ "HCLK_SE6B1", "SE6A1" ], [ "HCLK_SE6B2", "SE6A2" ], [ "HCLK_SE6B3", "SE6A3" ], [ "HCLK_SE6C0", "SE6B0" ], [ "HCLK_SE6C1", "SE6B1" ], [ "HCLK_SE6C2", "SE6B2" ], [ "HCLK_SE6C3", "SE6B3" ], [ "HCLK_SE6D0", "SE6C0" ], [ "HCLK_SE6D1", "SE6C1" ], [ "HCLK_SE6D2", "SE6C2" ], [ "HCLK_SE6D3", "SE6C3" ], [ "HCLK_SE6E0", "SE6D0" ], [ "HCLK_SE6E1", "SE6D1" ], [ "HCLK_SE6E2", "SE6D2" ], [ "HCLK_SE6E3", "SE6D3" ], [ "HCLK_SL1END0", "SL1BEG0" ], [ "HCLK_SL1END1", "SL1BEG1" ], [ "HCLK_SL1END2", "SL1BEG2" ], [ "HCLK_SL1END3", "SL1BEG3" ], [ "HCLK_SR1BEG3", "SR1BEG3" ], [ "HCLK_SR1END1", "SR1BEG1" ], [ "HCLK_SR1END2", "SR1BEG2" ], [ "HCLK_SR1END_N3_3", "SR1END_N3_3" ], [ "HCLK_SS2A0", "SS2BEG0" ], [ "HCLK_SS2A1", "SS2BEG1" ], [ "HCLK_SS2A2", "SS2BEG2" ], [ "HCLK_SS2A3", "SS2A3" ], [ "HCLK_SS2BEG3", "SS2BEG3" ], [ "HCLK_SS2END0", "SS2A0" ], [ "HCLK_SS2END1", "SS2A1" ], [ "HCLK_SS2END2", "SS2A2" ], [ "HCLK_SS2END_N0_3", "SS2END_N0_3" ], [ "HCLK_SS6A0", "SS6BEG0" ], [ "HCLK_SS6A1", "SS6BEG1" ], [ "HCLK_SS6A2", "SS6BEG2" ], [ "HCLK_SS6A3", "SS6BEG3" ], [ "HCLK_SS6B0", "SS6A0" ], [ "HCLK_SS6B1", "SS6A1" ], [ "HCLK_SS6B2", "SS6A2" ], [ "HCLK_SS6B3", "SS6A3" ], [ "HCLK_SS6C0", "SS6B0" ], [ "HCLK_SS6C1", "SS6B1" ], [ "HCLK_SS6C2", "SS6B2" ], [ "HCLK_SS6C3", "SS6B3" ], [ "HCLK_SS6D0", "SS6C0" ], [ "HCLK_SS6D1", "SS6C1" ], [ "HCLK_SS6D2", "SS6C2" ], [ "HCLK_SS6D3", "SS6C3" ], [ "HCLK_SS6E0", "SS6D0" ], [ "HCLK_SS6E1", "SS6D1" ], [ "HCLK_SS6E2", "SS6D2" ], [ "HCLK_SS6E3", "SS6D3" ], [ "HCLK_SS6END0", "SS6E0" ], [ "HCLK_SS6END1", "SS6E1" ], [ "HCLK_SS6END2", "SS6E2" ], [ "HCLK_SS6END3", "SS6E3" ], [ "HCLK_SS6END_N0_3", "SS6END_N0_3" ], [ "HCLK_SW2A3", "SW2BEG3" ], [ "HCLK_SW2END0", "SW2BEG0" ], [ "HCLK_SW2END1", "SW2BEG1" ], [ "HCLK_SW2END2", "SW2BEG2" ], [ "HCLK_SW2END_N0_3", "SW2END_N0_3" ], [ "HCLK_SW6B0", "SW6A0" ], [ "HCLK_SW6B1", "SW6A1" ], [ "HCLK_SW6B2", "SW6A2" ], [ "HCLK_SW6B3", "SW6A3" ], [ "HCLK_SW6C0", "SW6B0" ], [ "HCLK_SW6C1", "SW6B1" ], [ "HCLK_SW6C2", "SW6B2" ], [ "HCLK_SW6C3", "SW6B3" ], [ "HCLK_SW6D0", "SW6C0" ], [ "HCLK_SW6D1", "SW6C1" ], [ "HCLK_SW6D2", "SW6C2" ], [ "HCLK_SW6D3", "SW6C3" ], [ "HCLK_SW6E0", "SW6D0" ], [ "HCLK_SW6E1", "SW6D1" ], [ "HCLK_SW6E2", "SW6D2" ], [ "HCLK_SW6E3", "SW6D3" ], [ "HCLK_SW6END3", "SW6END_N0_3" ], [ "HCLK_WL1BEG3", "WL1BEG_N3" ], [ "HCLK_WL1END3", "WL1END_N1_3" ], [ "HCLK_WR1BEG_S0", "WR1BEG0" ], [ "HCLK_WR1END_S1_0", "WR1END0" ], [ "HCLK_WW2END3", "WW2END_N0_3" ], [ "HCLK_WW4END_S0_0", "WW4END0" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "HCLK_L", "INT_L" ], "wire_pairs": [ [ "HCLK_BYP_BOUNCE2", "BYP_BOUNCE2" ], [ "HCLK_BYP_BOUNCE3", "BYP_BOUNCE3" ], [ "HCLK_BYP_BOUNCE6", "BYP_BOUNCE6" ], [ "HCLK_BYP_BOUNCE7", "BYP_BOUNCE7" ], [ "HCLK_EL1BEG3", "EL1BEG3" ], [ "HCLK_EL1END_S3_0", "EL1END_S3_0" ], [ "HCLK_ER1BEG_S0", "ER1BEG_S0" ], [ "HCLK_ER1END3", "ER1END3" ], [ "HCLK_FAN_BOUNCE_S3_0", "FAN_BOUNCE_S3_0" ], [ "HCLK_FAN_BOUNCE_S3_2", "FAN_BOUNCE_S3_2" ], [ "HCLK_FAN_BOUNCE_S3_4", "FAN_BOUNCE_S3_4" ], [ "HCLK_FAN_BOUNCE_S3_6", "FAN_BOUNCE_S3_6" ], [ "HCLK_LEAF_CLK_B_BOTL0", "GCLK_L_B6" ], [ "HCLK_LEAF_CLK_B_BOTL1", "GCLK_L_B7" ], [ "HCLK_LEAF_CLK_B_BOTL2", "GCLK_L_B8" ], [ "HCLK_LEAF_CLK_B_BOTL3", "GCLK_L_B9" ], [ "HCLK_LEAF_CLK_B_BOTL4", "GCLK_L_B10" ], [ "HCLK_LEAF_CLK_B_BOTL5", "GCLK_L_B11" ], [ "HCLK_LV0", "LV_L0" ], [ "HCLK_LV1", "LV_L1" ], [ "HCLK_LV2", "LV_L2" ], [ "HCLK_LV3", "LV_L3" ], [ "HCLK_LV4", "LV_L4" ], [ "HCLK_LV5", "LV_L5" ], [ "HCLK_LV6", "LV_L6" ], [ "HCLK_LV7", "LV_L7" ], [ "HCLK_LV8", "LV_L8" ], [ "HCLK_LV9", "LV_L9" ], [ "HCLK_LV10", "LV_L10" ], [ "HCLK_LV11", "LV_L11" ], [ "HCLK_LV12", "LV_L12" ], [ "HCLK_LV13", "LV_L13" ], [ "HCLK_LV14", "LV_L14" ], [ "HCLK_LV15", "LV_L15" ], [ "HCLK_LV16", "LV_L16" ], [ "HCLK_LV17", "LV_L17" ], [ "HCLK_LVB1", "LVB_L0" ], [ "HCLK_LVB2", "LVB_L1" ], [ "HCLK_LVB3", "LVB_L2" ], [ "HCLK_LVB4", "LVB_L3" ], [ "HCLK_LVB5", "LVB_L4" ], [ "HCLK_LVB6", "LVB_L5" ], [ "HCLK_LVB7", "LVB_L6" ], [ "HCLK_LVB8", "LVB_L7" ], [ "HCLK_LVB9", "LVB_L8" ], [ "HCLK_LVB10", "LVB_L9" ], [ "HCLK_LVB11", "LVB_L10" ], [ "HCLK_LVB12", "LVB_L11" ], [ "HCLK_NE2BEG0", "NE2BEG0" ], [ "HCLK_NE2BEG1", "NE2BEG1" ], [ "HCLK_NE2BEG2", "NE2BEG2" ], [ "HCLK_NE2BEG3", "NE2BEG3" ], [ "HCLK_NE2END_S3_0", "NE2END_S3_0" ], [ "HCLK_NE6A0", "NE6A0" ], [ "HCLK_NE6A1", "NE6A1" ], [ "HCLK_NE6A2", "NE6A2" ], [ "HCLK_NE6A3", "NE6A3" ], [ "HCLK_NE6B0", "NE6B0" ], [ "HCLK_NE6B1", "NE6B1" ], [ "HCLK_NE6B2", "NE6B2" ], [ "HCLK_NE6B3", "NE6B3" ], [ "HCLK_NE6C0", "NE6C0" ], [ "HCLK_NE6C1", "NE6C1" ], [ "HCLK_NE6C2", "NE6C2" ], [ "HCLK_NE6C3", "NE6C3" ], [ "HCLK_NE6D0", "NE6D0" ], [ "HCLK_NE6D1", "NE6D1" ], [ "HCLK_NE6D2", "NE6D2" ], [ "HCLK_NE6D3", "NE6D3" ], [ "HCLK_NL1BEG0", "NL1BEG0" ], [ "HCLK_NL1BEG1", "NL1BEG1" ], [ "HCLK_NL1BEG2", "NL1BEG2" ], [ "HCLK_NL1END_S3_0", "NL1END_S3_0" ], [ "HCLK_NN2A0", "NN2A0" ], [ "HCLK_NN2A1", "NN2A1" ], [ "HCLK_NN2A2", "NN2A2" ], [ "HCLK_NN2A3", "NN2A3" ], [ "HCLK_NN2BEG0", "NN2BEG0" ], [ "HCLK_NN2BEG1", "NN2BEG1" ], [ "HCLK_NN2BEG2", "NN2BEG2" ], [ "HCLK_NN2BEG3", "NN2BEG3" ], [ "HCLK_NN2END_S2_0", "NN2END_S2_0" ], [ "HCLK_NN6A0", "NN6A0" ], [ "HCLK_NN6A1", "NN6A1" ], [ "HCLK_NN6A2", "NN6A2" ], [ "HCLK_NN6A3", "NN6A3" ], [ "HCLK_NN6B0", "NN6B0" ], [ "HCLK_NN6B1", "NN6B1" ], [ "HCLK_NN6B2", "NN6B2" ], [ "HCLK_NN6B3", "NN6B3" ], [ "HCLK_NN6BEG0", "NN6BEG0" ], [ "HCLK_NN6BEG1", "NN6BEG1" ], [ "HCLK_NN6BEG2", "NN6BEG2" ], [ "HCLK_NN6BEG3", "NN6BEG3" ], [ "HCLK_NN6C0", "NN6C0" ], [ "HCLK_NN6C1", "NN6C1" ], [ "HCLK_NN6C2", "NN6C2" ], [ "HCLK_NN6C3", "NN6C3" ], [ "HCLK_NN6D0", "NN6D0" ], [ "HCLK_NN6D1", "NN6D1" ], [ "HCLK_NN6D2", "NN6D2" ], [ "HCLK_NN6D3", "NN6D3" ], [ "HCLK_NN6E0", "NN6E0" ], [ "HCLK_NN6E1", "NN6E1" ], [ "HCLK_NN6E2", "NN6E2" ], [ "HCLK_NN6E3", "NN6E3" ], [ "HCLK_NN6END_S1_0", "NN6END_S1_0" ], [ "HCLK_NR1BEG0", "NR1BEG0" ], [ "HCLK_NR1BEG1", "NR1BEG1" ], [ "HCLK_NR1BEG2", "NR1BEG2" ], [ "HCLK_NR1BEG3", "NR1BEG3" ], [ "HCLK_NW2A0", "NW2BEG0" ], [ "HCLK_NW2A1", "NW2BEG1" ], [ "HCLK_NW2A2", "NW2BEG2" ], [ "HCLK_NW2A3", "NW2BEG3" ], [ "HCLK_NW2END_S0_0", "NW2END_S0_0" ], [ "HCLK_NW6A0", "NW6A0" ], [ "HCLK_NW6A1", "NW6A1" ], [ "HCLK_NW6A2", "NW6A2" ], [ "HCLK_NW6A3", "NW6A3" ], [ "HCLK_NW6B0", "NW6B0" ], [ "HCLK_NW6B1", "NW6B1" ], [ "HCLK_NW6B2", "NW6B2" ], [ "HCLK_NW6B3", "NW6B3" ], [ "HCLK_NW6C0", "NW6C0" ], [ "HCLK_NW6C1", "NW6C1" ], [ "HCLK_NW6C2", "NW6C2" ], [ "HCLK_NW6C3", "NW6C3" ], [ "HCLK_NW6D0", "NW6D0" ], [ "HCLK_NW6D1", "NW6D1" ], [ "HCLK_NW6D2", "NW6D2" ], [ "HCLK_NW6D3", "NW6D3" ], [ "HCLK_NW6END_S0_0", "NW6END_S0_0" ], [ "HCLK_SE2A0", "SE2A0" ], [ "HCLK_SE2A1", "SE2A1" ], [ "HCLK_SE2A2", "SE2A2" ], [ "HCLK_SE2A3", "SE2A3" ], [ "HCLK_SE6B0", "SE6B0" ], [ "HCLK_SE6B1", "SE6B1" ], [ "HCLK_SE6B2", "SE6B2" ], [ "HCLK_SE6B3", "SE6B3" ], [ "HCLK_SE6C0", "SE6C0" ], [ "HCLK_SE6C1", "SE6C1" ], [ "HCLK_SE6C2", "SE6C2" ], [ "HCLK_SE6C3", "SE6C3" ], [ "HCLK_SE6D0", "SE6D0" ], [ "HCLK_SE6D1", "SE6D1" ], [ "HCLK_SE6D2", "SE6D2" ], [ "HCLK_SE6D3", "SE6D3" ], [ "HCLK_SE6E0", "SE6E0" ], [ "HCLK_SE6E1", "SE6E1" ], [ "HCLK_SE6E2", "SE6E2" ], [ "HCLK_SE6E3", "SE6E3" ], [ "HCLK_SL1END0", "SL1END0" ], [ "HCLK_SL1END1", "SL1END1" ], [ "HCLK_SL1END2", "SL1END2" ], [ "HCLK_SL1END3", "SL1END3" ], [ "HCLK_SR1BEG3", "SR1END3" ], [ "HCLK_SR1END1", "SR1END1" ], [ "HCLK_SR1END2", "SR1END2" ], [ "HCLK_SR1END_N3_3", "SR1END3" ], [ "HCLK_SS2A0", "SS2A0" ], [ "HCLK_SS2A1", "SS2A1" ], [ "HCLK_SS2A2", "SS2A2" ], [ "HCLK_SS2A3", "SS2END3" ], [ "HCLK_SS2BEG3", "SS2A3" ], [ "HCLK_SS2END0", "SS2END0" ], [ "HCLK_SS2END1", "SS2END1" ], [ "HCLK_SS2END2", "SS2END2" ], [ "HCLK_SS2END_N0_3", "SS2END3" ], [ "HCLK_SS6A0", "SS6A0" ], [ "HCLK_SS6A1", "SS6A1" ], [ "HCLK_SS6A2", "SS6A2" ], [ "HCLK_SS6A3", "SS6A3" ], [ "HCLK_SS6B0", "SS6B0" ], [ "HCLK_SS6B1", "SS6B1" ], [ "HCLK_SS6B2", "SS6B2" ], [ "HCLK_SS6B3", "SS6B3" ], [ "HCLK_SS6C0", "SS6C0" ], [ "HCLK_SS6C1", "SS6C1" ], [ "HCLK_SS6C2", "SS6C2" ], [ "HCLK_SS6C3", "SS6C3" ], [ "HCLK_SS6D0", "SS6D0" ], [ "HCLK_SS6D1", "SS6D1" ], [ "HCLK_SS6D2", "SS6D2" ], [ "HCLK_SS6D3", "SS6D3" ], [ "HCLK_SS6E0", "SS6E0" ], [ "HCLK_SS6E1", "SS6E1" ], [ "HCLK_SS6E2", "SS6E2" ], [ "HCLK_SS6E3", "SS6E3" ], [ "HCLK_SS6END0", "SS6END0" ], [ "HCLK_SS6END1", "SS6END1" ], [ "HCLK_SS6END2", "SS6END2" ], [ "HCLK_SS6END3", "SS6END3" ], [ "HCLK_SS6END_N0_3", "SS6END3" ], [ "HCLK_SW2A3", "SW2A3" ], [ "HCLK_SW2END0", "SW2A0" ], [ "HCLK_SW2END1", "SW2A1" ], [ "HCLK_SW2END2", "SW2A2" ], [ "HCLK_SW2END_N0_3", "SW2END3" ], [ "HCLK_SW6B0", "SW6B0" ], [ "HCLK_SW6B1", "SW6B1" ], [ "HCLK_SW6B2", "SW6B2" ], [ "HCLK_SW6B3", "SW6B3" ], [ "HCLK_SW6C0", "SW6C0" ], [ "HCLK_SW6C1", "SW6C1" ], [ "HCLK_SW6C2", "SW6C2" ], [ "HCLK_SW6C3", "SW6C3" ], [ "HCLK_SW6D0", "SW6D0" ], [ "HCLK_SW6D1", "SW6D1" ], [ "HCLK_SW6D2", "SW6D2" ], [ "HCLK_SW6D3", "SW6D3" ], [ "HCLK_SW6E0", "SW6E0" ], [ "HCLK_SW6E1", "SW6E1" ], [ "HCLK_SW6E2", "SW6E2" ], [ "HCLK_SW6E3", "SW6E3" ], [ "HCLK_SW6END3", "SW6END3" ], [ "HCLK_WL1BEG3", "WL1BEG3" ], [ "HCLK_WL1END3", "WL1END3" ], [ "HCLK_WR1BEG_S0", "WR1BEG_S0" ], [ "HCLK_WR1END_S1_0", "WR1END_S1_0" ], [ "HCLK_WW2END3", "WW2END3" ], [ "HCLK_WW4END_S0_0", "WW4END_S0_0" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "HCLK_L_BOT_UTURN", "HCLK_R_BOT_UTURN" ], "wire_pairs": [ [ "HCLK_CK_BUFHCLK0", "HCLK_CK_BUFHCLK0" ], [ "HCLK_CK_BUFHCLK1", "HCLK_CK_BUFHCLK1" ], [ "HCLK_CK_BUFHCLK2", "HCLK_CK_BUFHCLK2" ], [ "HCLK_CK_BUFHCLK3", "HCLK_CK_BUFHCLK3" ], [ "HCLK_CK_BUFHCLK4", "HCLK_CK_BUFHCLK4" ], [ "HCLK_CK_BUFHCLK5", "HCLK_CK_BUFHCLK5" ], [ "HCLK_CK_BUFHCLK6", "HCLK_CK_BUFHCLK6" ], [ "HCLK_CK_BUFHCLK7", "HCLK_CK_BUFHCLK7" ], [ "HCLK_CK_BUFHCLK8", "HCLK_CK_BUFHCLK8" ], [ "HCLK_CK_BUFHCLK9", "HCLK_CK_BUFHCLK9" ], [ "HCLK_CK_BUFHCLK10", "HCLK_CK_BUFHCLK10" ], [ "HCLK_CK_BUFHCLK11", "HCLK_CK_BUFHCLK11" ], [ "HCLK_CK_IN4", "HCLK_CK_IN4" ], [ "HCLK_CK_IN5", "HCLK_CK_IN5" ], [ "HCLK_CK_IN6", "HCLK_CK_IN6" ], [ "HCLK_CK_IN7", "HCLK_CK_IN7" ], [ "HCLK_CK_IN8", "HCLK_CK_IN8" ], [ "HCLK_CK_IN9", "HCLK_CK_IN9" ], [ "HCLK_CK_IN10", "HCLK_CK_IN10" ], [ "HCLK_CK_IN11", "HCLK_CK_IN11" ], [ "HCLK_CK_IN12", "HCLK_CK_IN12" ], [ "HCLK_CK_IN13", "HCLK_CK_IN13" ], [ "HCLK_CK_INOUT_L0", "HCLK_CK_OUTIN_R4" ], [ "HCLK_CK_INOUT_L1", "HCLK_CK_OUTIN_R5" ], [ "HCLK_CK_INOUT_L2", "HCLK_CK_OUTIN_R6" ], [ "HCLK_CK_INOUT_L3", "HCLK_CK_OUTIN_R7" ], [ "HCLK_CK_INOUT_L4", "HCLK_CK_OUTIN_R0" ], [ "HCLK_CK_INOUT_L5", "HCLK_CK_OUTIN_R1" ], [ "HCLK_CK_INOUT_L6", "HCLK_CK_OUTIN_R2" ], [ "HCLK_CK_INOUT_L7", "HCLK_CK_OUTIN_R3" ], [ "HCLK_CK_OUTIN_L0", "HCLK_CK_INOUT_R0" ], [ "HCLK_CK_OUTIN_L1", "HCLK_CK_INOUT_R1" ], [ "HCLK_CK_OUTIN_L2", "HCLK_CK_INOUT_R2" ], [ "HCLK_CK_OUTIN_L3", "HCLK_CK_INOUT_R3" ], [ "HCLK_CK_OUTIN_L4", "HCLK_CK_INOUT_R4" ], [ "HCLK_CK_OUTIN_L5", "HCLK_CK_INOUT_R5" ], [ "HCLK_CK_OUTIN_L6", "HCLK_CK_INOUT_R6" ], [ "HCLK_CK_OUTIN_L7", "HCLK_CK_INOUT_R7" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "HCLK_L_BOT_UTURN", "INT_L" ], "wire_pairs": [ [ "B_TERM_UTURN_INT_ER1BEG0", "EL1BEG_N3" ], [ "B_TERM_UTURN_INT_ER1BEG0", "ER1BEG0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "EL1END0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "ER1END_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "BYP_BOUNCE_N3_7" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "FAN_BOUNCE0" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "BYP_BOUNCE_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "FAN_BOUNCE2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "BYP_BOUNCE_N3_6" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "FAN_BOUNCE4" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "BYP_BOUNCE_N3_2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "FAN_BOUNCE6" ], [ "B_TERM_UTURN_INT_LVB_L0", "LVB_L1" ], [ "B_TERM_UTURN_INT_LVB_L0", "LVB_L12" ], [ "B_TERM_UTURN_INT_LVB_L1", "LVB_L2" ], [ "B_TERM_UTURN_INT_LVB_L1", "LVB_L11" ], [ "B_TERM_UTURN_INT_LVB_L2", "LVB_L3" ], [ "B_TERM_UTURN_INT_LVB_L2", "LVB_L10" ], [ "B_TERM_UTURN_INT_LVB_L3", "LVB_L4" ], [ "B_TERM_UTURN_INT_LVB_L3", "LVB_L9" ], [ "B_TERM_UTURN_INT_LVB_L4", "LVB_L5" ], [ "B_TERM_UTURN_INT_LVB_L4", "LVB_L8" ], [ "B_TERM_UTURN_INT_LVB_L5", "LVB_L6" ], [ "B_TERM_UTURN_INT_LVB_L5", "LVB_L7" ], [ "B_TERM_UTURN_INT_LV_L2", "LV_L2" ], [ "B_TERM_UTURN_INT_LV_L2", "LV_L17" ], [ "B_TERM_UTURN_INT_LV_L3", "LV_L3" ], [ "B_TERM_UTURN_INT_LV_L3", "LV_L16" ], [ "B_TERM_UTURN_INT_LV_L4", "LV_L4" ], [ "B_TERM_UTURN_INT_LV_L4", "LV_L15" ], [ "B_TERM_UTURN_INT_LV_L5", "LV_L5" ], [ "B_TERM_UTURN_INT_LV_L5", "LV_L14" ], [ "B_TERM_UTURN_INT_LV_L6", "LV_L6" ], [ "B_TERM_UTURN_INT_LV_L6", "LV_L13" ], [ "B_TERM_UTURN_INT_LV_L7", "LV_L7" ], [ "B_TERM_UTURN_INT_LV_L7", "LV_L12" ], [ "B_TERM_UTURN_INT_LV_L8", "LV_L8" ], [ "B_TERM_UTURN_INT_LV_L8", "LV_L11" ], [ "B_TERM_UTURN_INT_LV_L9", "LV_L9" ], [ "B_TERM_UTURN_INT_LV_L9", "LV_L10" ], [ "B_TERM_UTURN_INT_LV_L18", "LV_L1" ], [ "B_TERM_UTURN_INT_LV_L18", "LV_L18" ], [ "B_TERM_UTURN_INT_SE2BEG0", "NE2A3" ], [ "B_TERM_UTURN_INT_SE2BEG0", "SE2BEG0" ], [ "B_TERM_UTURN_INT_SE2BEG1", "NE2A2" ], [ "B_TERM_UTURN_INT_SE2BEG1", "SE2BEG1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "NE2A1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "SE2BEG2" ], [ "B_TERM_UTURN_INT_SE2BEG3", "NE2A0" ], [ "B_TERM_UTURN_INT_SE2BEG3", "SE2BEG3" ], [ "B_TERM_UTURN_INT_SE6A0", "NE6B3" ], [ "B_TERM_UTURN_INT_SE6A0", "SE6A0" ], [ "B_TERM_UTURN_INT_SE6A1", "NE6B2" ], [ "B_TERM_UTURN_INT_SE6A1", "SE6A1" ], [ "B_TERM_UTURN_INT_SE6A2", "NE6B1" ], [ "B_TERM_UTURN_INT_SE6A2", "SE6A2" ], [ "B_TERM_UTURN_INT_SE6A3", "NE6B0" ], [ "B_TERM_UTURN_INT_SE6A3", "SE6A3" ], [ "B_TERM_UTURN_INT_SE6B0", "NE6C3" ], [ "B_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "B_TERM_UTURN_INT_SE6B1", "NE6C2" ], [ "B_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "B_TERM_UTURN_INT_SE6B2", "NE6C1" ], [ "B_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "B_TERM_UTURN_INT_SE6B3", "NE6C0" ], [ "B_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "B_TERM_UTURN_INT_SE6C0", "NE6D3" ], [ "B_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "B_TERM_UTURN_INT_SE6C1", "NE6D2" ], [ "B_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "B_TERM_UTURN_INT_SE6C2", "NE6D1" ], [ "B_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "B_TERM_UTURN_INT_SE6C3", "NE6D0" ], [ "B_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "B_TERM_UTURN_INT_SE6D0", "NE6E3" ], [ "B_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "B_TERM_UTURN_INT_SE6D1", "NE6E2" ], [ "B_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "B_TERM_UTURN_INT_SE6D2", "NE6E1" ], [ "B_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "B_TERM_UTURN_INT_SE6D3", "NE6E0" ], [ "B_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "NR1END3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "SL1BEG0" ], [ "B_TERM_UTURN_INT_SL1BEG1", "NR1END2" ], [ "B_TERM_UTURN_INT_SL1BEG1", "SL1BEG1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "NR1END1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "SL1BEG2" ], [ "B_TERM_UTURN_INT_SL1BEG3", "NR1END0" ], [ "B_TERM_UTURN_INT_SL1BEG3", "SL1BEG3" ], [ "B_TERM_UTURN_INT_SR1BEG1", "NL1END2" ], [ "B_TERM_UTURN_INT_SR1BEG1", "SR1BEG1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "NL1END1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "SR1BEG2" ], [ "B_TERM_UTURN_INT_SR1BEG3", "NL1END0" ], [ "B_TERM_UTURN_INT_SR1BEG3", "SR1BEG3" ], [ "B_TERM_UTURN_INT_SS2A0", "NN2END3" ], [ "B_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "B_TERM_UTURN_INT_SS2A1", "NN2END2" ], [ "B_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "B_TERM_UTURN_INT_SS2A2", "NN2END1" ], [ "B_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "B_TERM_UTURN_INT_SS2A3", "NN2END0" ], [ "B_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "NN2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "SS2BEG0" ], [ "B_TERM_UTURN_INT_SS2BEG1", "NN2A2" ], [ "B_TERM_UTURN_INT_SS2BEG1", "SS2BEG1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "NN2A1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "SS2BEG2" ], [ "B_TERM_UTURN_INT_SS2BEG3", "NN2A0" ], [ "B_TERM_UTURN_INT_SS2BEG3", "SS2BEG3" ], [ "B_TERM_UTURN_INT_SS6A0", "NN6B3" ], [ "B_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "B_TERM_UTURN_INT_SS6A1", "NN6B2" ], [ "B_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "B_TERM_UTURN_INT_SS6A2", "NN6B1" ], [ "B_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "B_TERM_UTURN_INT_SS6A3", "NN6B0" ], [ "B_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "B_TERM_UTURN_INT_SS6B0", "NN6C3" ], [ "B_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "B_TERM_UTURN_INT_SS6B1", "NN6C2" ], [ "B_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "B_TERM_UTURN_INT_SS6B2", "NN6C1" ], [ "B_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "B_TERM_UTURN_INT_SS6B3", "NN6C0" ], [ "B_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "NN6A3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "SS6BEG0" ], [ "B_TERM_UTURN_INT_SS6BEG1", "NN6A2" ], [ "B_TERM_UTURN_INT_SS6BEG1", "SS6BEG1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "NN6A1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "SS6BEG2" ], [ "B_TERM_UTURN_INT_SS6BEG3", "NN6A0" ], [ "B_TERM_UTURN_INT_SS6BEG3", "SS6BEG3" ], [ "B_TERM_UTURN_INT_SS6C0", "NN6D3" ], [ "B_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "B_TERM_UTURN_INT_SS6C1", "NN6D2" ], [ "B_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "B_TERM_UTURN_INT_SS6C2", "NN6D1" ], [ "B_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "B_TERM_UTURN_INT_SS6C3", "NN6D0" ], [ "B_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "B_TERM_UTURN_INT_SS6D0", "NN6E3" ], [ "B_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "B_TERM_UTURN_INT_SS6D1", "NN6E2" ], [ "B_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "B_TERM_UTURN_INT_SS6D2", "NN6E1" ], [ "B_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "B_TERM_UTURN_INT_SS6D3", "NN6E0" ], [ "B_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "B_TERM_UTURN_INT_SS6E0", "NN6END3" ], [ "B_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "B_TERM_UTURN_INT_SS6E1", "NN6END2" ], [ "B_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "B_TERM_UTURN_INT_SS6E2", "NN6END1" ], [ "B_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "B_TERM_UTURN_INT_SS6E3", "NN6END0" ], [ "B_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "NW2A3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "SW2BEG0" ], [ "B_TERM_UTURN_INT_SW2BEG1", "NW2A2" ], [ "B_TERM_UTURN_INT_SW2BEG1", "SW2BEG1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "NW2A1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "SW2BEG2" ], [ "B_TERM_UTURN_INT_SW2BEG3", "NW2A0" ], [ "B_TERM_UTURN_INT_SW2BEG3", "SW2BEG3" ], [ "B_TERM_UTURN_INT_SW6A0", "NW6B3" ], [ "B_TERM_UTURN_INT_SW6A0", "SW6A0" ], [ "B_TERM_UTURN_INT_SW6A1", "NW6B2" ], [ "B_TERM_UTURN_INT_SW6A1", "SW6A1" ], [ "B_TERM_UTURN_INT_SW6A2", "NW6B1" ], [ "B_TERM_UTURN_INT_SW6A2", "SW6A2" ], [ "B_TERM_UTURN_INT_SW6A3", "NW6B0" ], [ "B_TERM_UTURN_INT_SW6A3", "SW6A3" ], [ "B_TERM_UTURN_INT_SW6B0", "NW6C3" ], [ "B_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "B_TERM_UTURN_INT_SW6B1", "NW6C2" ], [ "B_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "B_TERM_UTURN_INT_SW6B2", "NW6C1" ], [ "B_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "B_TERM_UTURN_INT_SW6B3", "NW6C0" ], [ "B_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "B_TERM_UTURN_INT_SW6C0", "NW6D3" ], [ "B_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "B_TERM_UTURN_INT_SW6C1", "NW6D2" ], [ "B_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "B_TERM_UTURN_INT_SW6C2", "NW6D1" ], [ "B_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "B_TERM_UTURN_INT_SW6C3", "NW6D0" ], [ "B_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "B_TERM_UTURN_INT_SW6D0", "NW6E3" ], [ "B_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "B_TERM_UTURN_INT_SW6D1", "NW6E2" ], [ "B_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "B_TERM_UTURN_INT_SW6D2", "NW6E1" ], [ "B_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "B_TERM_UTURN_INT_SW6D3", "NW6E0" ], [ "B_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "NW6END0" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "SW6END_N0_3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WL1BEG_N3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WR1BEG0" ], [ "B_TERM_UTURN_INT_WR1END0", "WL1END_N1_3" ], [ "B_TERM_UTURN_INT_WR1END0", "WR1END0" ], [ "HCLK_LEAF_CLK_B_TOPL0", "GCLK_L_B6" ], [ "HCLK_LEAF_CLK_B_TOPL1", "GCLK_L_B7" ], [ "HCLK_LEAF_CLK_B_TOPL2", "GCLK_L_B8" ], [ "HCLK_LEAF_CLK_B_TOPL3", "GCLK_L_B9" ], [ "HCLK_LEAF_CLK_B_TOPL4", "GCLK_L_B10" ], [ "HCLK_LEAF_CLK_B_TOPL5", "GCLK_L_B11" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "HCLK_R", "INT_R" ], "wire_pairs": [ [ "HCLK_BYP_BOUNCE2", "BYP_BOUNCE_N3_2" ], [ "HCLK_BYP_BOUNCE3", "BYP_BOUNCE_N3_3" ], [ "HCLK_BYP_BOUNCE6", "BYP_BOUNCE_N3_6" ], [ "HCLK_BYP_BOUNCE7", "BYP_BOUNCE_N3_7" ], [ "HCLK_EL1BEG3", "EL1BEG_N3" ], [ "HCLK_EL1END_S3_0", "EL1END0" ], [ "HCLK_ER1BEG_S0", "ER1BEG0" ], [ "HCLK_ER1END3", "ER1END_N3_3" ], [ "HCLK_FAN_BOUNCE_S3_0", "FAN_BOUNCE0" ], [ "HCLK_FAN_BOUNCE_S3_2", "FAN_BOUNCE2" ], [ "HCLK_FAN_BOUNCE_S3_4", "FAN_BOUNCE4" ], [ "HCLK_FAN_BOUNCE_S3_6", "FAN_BOUNCE6" ], [ "HCLK_LEAF_CLK_B_TOP0", "GCLK_B0" ], [ "HCLK_LEAF_CLK_B_TOP1", "GCLK_B1" ], [ "HCLK_LEAF_CLK_B_TOP2", "GCLK_B2" ], [ "HCLK_LEAF_CLK_B_TOP3", "GCLK_B3" ], [ "HCLK_LEAF_CLK_B_TOP4", "GCLK_B4" ], [ "HCLK_LEAF_CLK_B_TOP5", "GCLK_B5" ], [ "HCLK_LV0", "LV1" ], [ "HCLK_LV1", "LV2" ], [ "HCLK_LV2", "LV3" ], [ "HCLK_LV3", "LV4" ], [ "HCLK_LV4", "LV5" ], [ "HCLK_LV5", "LV6" ], [ "HCLK_LV6", "LV7" ], [ "HCLK_LV7", "LV8" ], [ "HCLK_LV8", "LV9" ], [ "HCLK_LV9", "LV10" ], [ "HCLK_LV10", "LV11" ], [ "HCLK_LV11", "LV12" ], [ "HCLK_LV12", "LV13" ], [ "HCLK_LV13", "LV14" ], [ "HCLK_LV14", "LV15" ], [ "HCLK_LV15", "LV16" ], [ "HCLK_LV16", "LV17" ], [ "HCLK_LV17", "LV18" ], [ "HCLK_LVB1", "LVB1" ], [ "HCLK_LVB2", "LVB2" ], [ "HCLK_LVB3", "LVB3" ], [ "HCLK_LVB4", "LVB4" ], [ "HCLK_LVB5", "LVB5" ], [ "HCLK_LVB6", "LVB6" ], [ "HCLK_LVB7", "LVB7" ], [ "HCLK_LVB8", "LVB8" ], [ "HCLK_LVB9", "LVB9" ], [ "HCLK_LVB10", "LVB10" ], [ "HCLK_LVB11", "LVB11" ], [ "HCLK_LVB12", "LVB12" ], [ "HCLK_NE2BEG0", "NE2A0" ], [ "HCLK_NE2BEG1", "NE2A1" ], [ "HCLK_NE2BEG2", "NE2A2" ], [ "HCLK_NE2BEG3", "NE2A3" ], [ "HCLK_NE2END_S3_0", "NE2END0" ], [ "HCLK_NE6A0", "NE6B0" ], [ "HCLK_NE6A1", "NE6B1" ], [ "HCLK_NE6A2", "NE6B2" ], [ "HCLK_NE6A3", "NE6B3" ], [ "HCLK_NE6B0", "NE6C0" ], [ "HCLK_NE6B1", "NE6C1" ], [ "HCLK_NE6B2", "NE6C2" ], [ "HCLK_NE6B3", "NE6C3" ], [ "HCLK_NE6C0", "NE6D0" ], [ "HCLK_NE6C1", "NE6D1" ], [ "HCLK_NE6C2", "NE6D2" ], [ "HCLK_NE6C3", "NE6D3" ], [ "HCLK_NE6D0", "NE6E0" ], [ "HCLK_NE6D1", "NE6E1" ], [ "HCLK_NE6D2", "NE6E2" ], [ "HCLK_NE6D3", "NE6E3" ], [ "HCLK_NL1BEG0", "NL1END0" ], [ "HCLK_NL1BEG1", "NL1END1" ], [ "HCLK_NL1BEG2", "NL1END2" ], [ "HCLK_NL1END_S3_0", "NL1END0" ], [ "HCLK_NN2A0", "NN2END0" ], [ "HCLK_NN2A1", "NN2END1" ], [ "HCLK_NN2A2", "NN2END2" ], [ "HCLK_NN2A3", "NN2END3" ], [ "HCLK_NN2BEG0", "NN2A0" ], [ "HCLK_NN2BEG1", "NN2A1" ], [ "HCLK_NN2BEG2", "NN2A2" ], [ "HCLK_NN2BEG3", "NN2A3" ], [ "HCLK_NN2END_S2_0", "NN2END0" ], [ "HCLK_NN6A0", "NN6B0" ], [ "HCLK_NN6A1", "NN6B1" ], [ "HCLK_NN6A2", "NN6B2" ], [ "HCLK_NN6A3", "NN6B3" ], [ "HCLK_NN6B0", "NN6C0" ], [ "HCLK_NN6B1", "NN6C1" ], [ "HCLK_NN6B2", "NN6C2" ], [ "HCLK_NN6B3", "NN6C3" ], [ "HCLK_NN6BEG0", "NN6A0" ], [ "HCLK_NN6BEG1", "NN6A1" ], [ "HCLK_NN6BEG2", "NN6A2" ], [ "HCLK_NN6BEG3", "NN6A3" ], [ "HCLK_NN6C0", "NN6D0" ], [ "HCLK_NN6C1", "NN6D1" ], [ "HCLK_NN6C2", "NN6D2" ], [ "HCLK_NN6C3", "NN6D3" ], [ "HCLK_NN6D0", "NN6E0" ], [ "HCLK_NN6D1", "NN6E1" ], [ "HCLK_NN6D2", "NN6E2" ], [ "HCLK_NN6D3", "NN6E3" ], [ "HCLK_NN6E0", "NN6END0" ], [ "HCLK_NN6E1", "NN6END1" ], [ "HCLK_NN6E2", "NN6END2" ], [ "HCLK_NN6E3", "NN6END3" ], [ "HCLK_NN6END_S1_0", "NN6END0" ], [ "HCLK_NR1BEG0", "NR1END0" ], [ "HCLK_NR1BEG1", "NR1END1" ], [ "HCLK_NR1BEG2", "NR1END2" ], [ "HCLK_NR1BEG3", "NR1END3" ], [ "HCLK_NW2A0", "NW2A0" ], [ "HCLK_NW2A1", "NW2A1" ], [ "HCLK_NW2A2", "NW2A2" ], [ "HCLK_NW2A3", "NW2A3" ], [ "HCLK_NW2END_S0_0", "NW2END0" ], [ "HCLK_NW6A0", "NW6B0" ], [ "HCLK_NW6A1", "NW6B1" ], [ "HCLK_NW6A2", "NW6B2" ], [ "HCLK_NW6A3", "NW6B3" ], [ "HCLK_NW6B0", "NW6C0" ], [ "HCLK_NW6B1", "NW6C1" ], [ "HCLK_NW6B2", "NW6C2" ], [ "HCLK_NW6B3", "NW6C3" ], [ "HCLK_NW6C0", "NW6D0" ], [ "HCLK_NW6C1", "NW6D1" ], [ "HCLK_NW6C2", "NW6D2" ], [ "HCLK_NW6C3", "NW6D3" ], [ "HCLK_NW6D0", "NW6E0" ], [ "HCLK_NW6D1", "NW6E1" ], [ "HCLK_NW6D2", "NW6E2" ], [ "HCLK_NW6D3", "NW6E3" ], [ "HCLK_NW6END_S0_0", "NW6END0" ], [ "HCLK_SE2A0", "SE2BEG0" ], [ "HCLK_SE2A1", "SE2BEG1" ], [ "HCLK_SE2A2", "SE2BEG2" ], [ "HCLK_SE2A3", "SE2BEG3" ], [ "HCLK_SE6B0", "SE6A0" ], [ "HCLK_SE6B1", "SE6A1" ], [ "HCLK_SE6B2", "SE6A2" ], [ "HCLK_SE6B3", "SE6A3" ], [ "HCLK_SE6C0", "SE6B0" ], [ "HCLK_SE6C1", "SE6B1" ], [ "HCLK_SE6C2", "SE6B2" ], [ "HCLK_SE6C3", "SE6B3" ], [ "HCLK_SE6D0", "SE6C0" ], [ "HCLK_SE6D1", "SE6C1" ], [ "HCLK_SE6D2", "SE6C2" ], [ "HCLK_SE6D3", "SE6C3" ], [ "HCLK_SE6E0", "SE6D0" ], [ "HCLK_SE6E1", "SE6D1" ], [ "HCLK_SE6E2", "SE6D2" ], [ "HCLK_SE6E3", "SE6D3" ], [ "HCLK_SL1END0", "SL1BEG0" ], [ "HCLK_SL1END1", "SL1BEG1" ], [ "HCLK_SL1END2", "SL1BEG2" ], [ "HCLK_SL1END3", "SL1BEG3" ], [ "HCLK_SR1BEG3", "SR1BEG3" ], [ "HCLK_SR1END1", "SR1BEG1" ], [ "HCLK_SR1END2", "SR1BEG2" ], [ "HCLK_SR1END_N3_3", "SR1END_N3_3" ], [ "HCLK_SS2A0", "SS2BEG0" ], [ "HCLK_SS2A1", "SS2BEG1" ], [ "HCLK_SS2A2", "SS2BEG2" ], [ "HCLK_SS2A3", "SS2A3" ], [ "HCLK_SS2BEG3", "SS2BEG3" ], [ "HCLK_SS2END0", "SS2A0" ], [ "HCLK_SS2END1", "SS2A1" ], [ "HCLK_SS2END2", "SS2A2" ], [ "HCLK_SS2END_N0_3", "SS2END_N0_3" ], [ "HCLK_SS6A0", "SS6BEG0" ], [ "HCLK_SS6A1", "SS6BEG1" ], [ "HCLK_SS6A2", "SS6BEG2" ], [ "HCLK_SS6A3", "SS6BEG3" ], [ "HCLK_SS6B0", "SS6A0" ], [ "HCLK_SS6B1", "SS6A1" ], [ "HCLK_SS6B2", "SS6A2" ], [ "HCLK_SS6B3", "SS6A3" ], [ "HCLK_SS6C0", "SS6B0" ], [ "HCLK_SS6C1", "SS6B1" ], [ "HCLK_SS6C2", "SS6B2" ], [ "HCLK_SS6C3", "SS6B3" ], [ "HCLK_SS6D0", "SS6C0" ], [ "HCLK_SS6D1", "SS6C1" ], [ "HCLK_SS6D2", "SS6C2" ], [ "HCLK_SS6D3", "SS6C3" ], [ "HCLK_SS6E0", "SS6D0" ], [ "HCLK_SS6E1", "SS6D1" ], [ "HCLK_SS6E2", "SS6D2" ], [ "HCLK_SS6E3", "SS6D3" ], [ "HCLK_SS6END0", "SS6E0" ], [ "HCLK_SS6END1", "SS6E1" ], [ "HCLK_SS6END2", "SS6E2" ], [ "HCLK_SS6END3", "SS6E3" ], [ "HCLK_SS6END_N0_3", "SS6END_N0_3" ], [ "HCLK_SW2A3", "SW2BEG3" ], [ "HCLK_SW2END0", "SW2BEG0" ], [ "HCLK_SW2END1", "SW2BEG1" ], [ "HCLK_SW2END2", "SW2BEG2" ], [ "HCLK_SW2END_N0_3", "SW2END_N0_3" ], [ "HCLK_SW6B0", "SW6A0" ], [ "HCLK_SW6B1", "SW6A1" ], [ "HCLK_SW6B2", "SW6A2" ], [ "HCLK_SW6B3", "SW6A3" ], [ "HCLK_SW6C0", "SW6B0" ], [ "HCLK_SW6C1", "SW6B1" ], [ "HCLK_SW6C2", "SW6B2" ], [ "HCLK_SW6C3", "SW6B3" ], [ "HCLK_SW6D0", "SW6C0" ], [ "HCLK_SW6D1", "SW6C1" ], [ "HCLK_SW6D2", "SW6C2" ], [ "HCLK_SW6D3", "SW6C3" ], [ "HCLK_SW6E0", "SW6D0" ], [ "HCLK_SW6E1", "SW6D1" ], [ "HCLK_SW6E2", "SW6D2" ], [ "HCLK_SW6E3", "SW6D3" ], [ "HCLK_SW6END3", "SW6END_N0_3" ], [ "HCLK_WL1BEG3", "WL1BEG_N3" ], [ "HCLK_WL1END3", "WL1END_N1_3" ], [ "HCLK_WR1BEG_S0", "WR1BEG0" ], [ "HCLK_WR1END_S1_0", "WR1END0" ], [ "HCLK_WW2END3", "WW2END_N0_3" ], [ "HCLK_WW4END_S0_0", "WW4END0" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "HCLK_R", "INT_R" ], "wire_pairs": [ [ "HCLK_BYP_BOUNCE2", "BYP_BOUNCE2" ], [ "HCLK_BYP_BOUNCE3", "BYP_BOUNCE3" ], [ "HCLK_BYP_BOUNCE6", "BYP_BOUNCE6" ], [ "HCLK_BYP_BOUNCE7", "BYP_BOUNCE7" ], [ "HCLK_EL1BEG3", "EL1BEG3" ], [ "HCLK_EL1END_S3_0", "EL1END_S3_0" ], [ "HCLK_ER1BEG_S0", "ER1BEG_S0" ], [ "HCLK_ER1END3", "ER1END3" ], [ "HCLK_FAN_BOUNCE_S3_0", "FAN_BOUNCE_S3_0" ], [ "HCLK_FAN_BOUNCE_S3_2", "FAN_BOUNCE_S3_2" ], [ "HCLK_FAN_BOUNCE_S3_4", "FAN_BOUNCE_S3_4" ], [ "HCLK_FAN_BOUNCE_S3_6", "FAN_BOUNCE_S3_6" ], [ "HCLK_LEAF_CLK_B_BOT0", "GCLK_B0" ], [ "HCLK_LEAF_CLK_B_BOT1", "GCLK_B1" ], [ "HCLK_LEAF_CLK_B_BOT2", "GCLK_B2" ], [ "HCLK_LEAF_CLK_B_BOT3", "GCLK_B3" ], [ "HCLK_LEAF_CLK_B_BOT4", "GCLK_B4" ], [ "HCLK_LEAF_CLK_B_BOT5", "GCLK_B5" ], [ "HCLK_LV0", "LV0" ], [ "HCLK_LV1", "LV1" ], [ "HCLK_LV2", "LV2" ], [ "HCLK_LV3", "LV3" ], [ "HCLK_LV4", "LV4" ], [ "HCLK_LV5", "LV5" ], [ "HCLK_LV6", "LV6" ], [ "HCLK_LV7", "LV7" ], [ "HCLK_LV8", "LV8" ], [ "HCLK_LV9", "LV9" ], [ "HCLK_LV10", "LV10" ], [ "HCLK_LV11", "LV11" ], [ "HCLK_LV12", "LV12" ], [ "HCLK_LV13", "LV13" ], [ "HCLK_LV14", "LV14" ], [ "HCLK_LV15", "LV15" ], [ "HCLK_LV16", "LV16" ], [ "HCLK_LV17", "LV17" ], [ "HCLK_LVB1", "LVB0" ], [ "HCLK_LVB2", "LVB1" ], [ "HCLK_LVB3", "LVB2" ], [ "HCLK_LVB4", "LVB3" ], [ "HCLK_LVB5", "LVB4" ], [ "HCLK_LVB6", "LVB5" ], [ "HCLK_LVB7", "LVB6" ], [ "HCLK_LVB8", "LVB7" ], [ "HCLK_LVB9", "LVB8" ], [ "HCLK_LVB10", "LVB9" ], [ "HCLK_LVB11", "LVB10" ], [ "HCLK_LVB12", "LVB11" ], [ "HCLK_NE2BEG0", "NE2BEG0" ], [ "HCLK_NE2BEG1", "NE2BEG1" ], [ "HCLK_NE2BEG2", "NE2BEG2" ], [ "HCLK_NE2BEG3", "NE2BEG3" ], [ "HCLK_NE2END_S3_0", "NE2END_S3_0" ], [ "HCLK_NE6A0", "NE6A0" ], [ "HCLK_NE6A1", "NE6A1" ], [ "HCLK_NE6A2", "NE6A2" ], [ "HCLK_NE6A3", "NE6A3" ], [ "HCLK_NE6B0", "NE6B0" ], [ "HCLK_NE6B1", "NE6B1" ], [ "HCLK_NE6B2", "NE6B2" ], [ "HCLK_NE6B3", "NE6B3" ], [ "HCLK_NE6C0", "NE6C0" ], [ "HCLK_NE6C1", "NE6C1" ], [ "HCLK_NE6C2", "NE6C2" ], [ "HCLK_NE6C3", "NE6C3" ], [ "HCLK_NE6D0", "NE6D0" ], [ "HCLK_NE6D1", "NE6D1" ], [ "HCLK_NE6D2", "NE6D2" ], [ "HCLK_NE6D3", "NE6D3" ], [ "HCLK_NL1BEG0", "NL1BEG0" ], [ "HCLK_NL1BEG1", "NL1BEG1" ], [ "HCLK_NL1BEG2", "NL1BEG2" ], [ "HCLK_NL1END_S3_0", "NL1END_S3_0" ], [ "HCLK_NN2A0", "NN2A0" ], [ "HCLK_NN2A1", "NN2A1" ], [ "HCLK_NN2A2", "NN2A2" ], [ "HCLK_NN2A3", "NN2A3" ], [ "HCLK_NN2BEG0", "NN2BEG0" ], [ "HCLK_NN2BEG1", "NN2BEG1" ], [ "HCLK_NN2BEG2", "NN2BEG2" ], [ "HCLK_NN2BEG3", "NN2BEG3" ], [ "HCLK_NN2END_S2_0", "NN2END_S2_0" ], [ "HCLK_NN6A0", "NN6A0" ], [ "HCLK_NN6A1", "NN6A1" ], [ "HCLK_NN6A2", "NN6A2" ], [ "HCLK_NN6A3", "NN6A3" ], [ "HCLK_NN6B0", "NN6B0" ], [ "HCLK_NN6B1", "NN6B1" ], [ "HCLK_NN6B2", "NN6B2" ], [ "HCLK_NN6B3", "NN6B3" ], [ "HCLK_NN6BEG0", "NN6BEG0" ], [ "HCLK_NN6BEG1", "NN6BEG1" ], [ "HCLK_NN6BEG2", "NN6BEG2" ], [ "HCLK_NN6BEG3", "NN6BEG3" ], [ "HCLK_NN6C0", "NN6C0" ], [ "HCLK_NN6C1", "NN6C1" ], [ "HCLK_NN6C2", "NN6C2" ], [ "HCLK_NN6C3", "NN6C3" ], [ "HCLK_NN6D0", "NN6D0" ], [ "HCLK_NN6D1", "NN6D1" ], [ "HCLK_NN6D2", "NN6D2" ], [ "HCLK_NN6D3", "NN6D3" ], [ "HCLK_NN6E0", "NN6E0" ], [ "HCLK_NN6E1", "NN6E1" ], [ "HCLK_NN6E2", "NN6E2" ], [ "HCLK_NN6E3", "NN6E3" ], [ "HCLK_NN6END_S1_0", "NN6END_S1_0" ], [ "HCLK_NR1BEG0", "NR1BEG0" ], [ "HCLK_NR1BEG1", "NR1BEG1" ], [ "HCLK_NR1BEG2", "NR1BEG2" ], [ "HCLK_NR1BEG3", "NR1BEG3" ], [ "HCLK_NW2A0", "NW2BEG0" ], [ "HCLK_NW2A1", "NW2BEG1" ], [ "HCLK_NW2A2", "NW2BEG2" ], [ "HCLK_NW2A3", "NW2BEG3" ], [ "HCLK_NW2END_S0_0", "NW2END_S0_0" ], [ "HCLK_NW6A0", "NW6A0" ], [ "HCLK_NW6A1", "NW6A1" ], [ "HCLK_NW6A2", "NW6A2" ], [ "HCLK_NW6A3", "NW6A3" ], [ "HCLK_NW6B0", "NW6B0" ], [ "HCLK_NW6B1", "NW6B1" ], [ "HCLK_NW6B2", "NW6B2" ], [ "HCLK_NW6B3", "NW6B3" ], [ "HCLK_NW6C0", "NW6C0" ], [ "HCLK_NW6C1", "NW6C1" ], [ "HCLK_NW6C2", "NW6C2" ], [ "HCLK_NW6C3", "NW6C3" ], [ "HCLK_NW6D0", "NW6D0" ], [ "HCLK_NW6D1", "NW6D1" ], [ "HCLK_NW6D2", "NW6D2" ], [ "HCLK_NW6D3", "NW6D3" ], [ "HCLK_NW6END_S0_0", "NW6END_S0_0" ], [ "HCLK_SE2A0", "SE2A0" ], [ "HCLK_SE2A1", "SE2A1" ], [ "HCLK_SE2A2", "SE2A2" ], [ "HCLK_SE2A3", "SE2A3" ], [ "HCLK_SE6B0", "SE6B0" ], [ "HCLK_SE6B1", "SE6B1" ], [ "HCLK_SE6B2", "SE6B2" ], [ "HCLK_SE6B3", "SE6B3" ], [ "HCLK_SE6C0", "SE6C0" ], [ "HCLK_SE6C1", "SE6C1" ], [ "HCLK_SE6C2", "SE6C2" ], [ "HCLK_SE6C3", "SE6C3" ], [ "HCLK_SE6D0", "SE6D0" ], [ "HCLK_SE6D1", "SE6D1" ], [ "HCLK_SE6D2", "SE6D2" ], [ "HCLK_SE6D3", "SE6D3" ], [ "HCLK_SE6E0", "SE6E0" ], [ "HCLK_SE6E1", "SE6E1" ], [ "HCLK_SE6E2", "SE6E2" ], [ "HCLK_SE6E3", "SE6E3" ], [ "HCLK_SL1END0", "SL1END0" ], [ "HCLK_SL1END1", "SL1END1" ], [ "HCLK_SL1END2", "SL1END2" ], [ "HCLK_SL1END3", "SL1END3" ], [ "HCLK_SR1BEG3", "SR1END3" ], [ "HCLK_SR1END1", "SR1END1" ], [ "HCLK_SR1END2", "SR1END2" ], [ "HCLK_SR1END_N3_3", "SR1END3" ], [ "HCLK_SS2A0", "SS2A0" ], [ "HCLK_SS2A1", "SS2A1" ], [ "HCLK_SS2A2", "SS2A2" ], [ "HCLK_SS2A3", "SS2END3" ], [ "HCLK_SS2BEG3", "SS2A3" ], [ "HCLK_SS2END0", "SS2END0" ], [ "HCLK_SS2END1", "SS2END1" ], [ "HCLK_SS2END2", "SS2END2" ], [ "HCLK_SS2END_N0_3", "SS2END3" ], [ "HCLK_SS6A0", "SS6A0" ], [ "HCLK_SS6A1", "SS6A1" ], [ "HCLK_SS6A2", "SS6A2" ], [ "HCLK_SS6A3", "SS6A3" ], [ "HCLK_SS6B0", "SS6B0" ], [ "HCLK_SS6B1", "SS6B1" ], [ "HCLK_SS6B2", "SS6B2" ], [ "HCLK_SS6B3", "SS6B3" ], [ "HCLK_SS6C0", "SS6C0" ], [ "HCLK_SS6C1", "SS6C1" ], [ "HCLK_SS6C2", "SS6C2" ], [ "HCLK_SS6C3", "SS6C3" ], [ "HCLK_SS6D0", "SS6D0" ], [ "HCLK_SS6D1", "SS6D1" ], [ "HCLK_SS6D2", "SS6D2" ], [ "HCLK_SS6D3", "SS6D3" ], [ "HCLK_SS6E0", "SS6E0" ], [ "HCLK_SS6E1", "SS6E1" ], [ "HCLK_SS6E2", "SS6E2" ], [ "HCLK_SS6E3", "SS6E3" ], [ "HCLK_SS6END0", "SS6END0" ], [ "HCLK_SS6END1", "SS6END1" ], [ "HCLK_SS6END2", "SS6END2" ], [ "HCLK_SS6END3", "SS6END3" ], [ "HCLK_SS6END_N0_3", "SS6END3" ], [ "HCLK_SW2A3", "SW2A3" ], [ "HCLK_SW2END0", "SW2A0" ], [ "HCLK_SW2END1", "SW2A1" ], [ "HCLK_SW2END2", "SW2A2" ], [ "HCLK_SW2END_N0_3", "SW2END3" ], [ "HCLK_SW6B0", "SW6B0" ], [ "HCLK_SW6B1", "SW6B1" ], [ "HCLK_SW6B2", "SW6B2" ], [ "HCLK_SW6B3", "SW6B3" ], [ "HCLK_SW6C0", "SW6C0" ], [ "HCLK_SW6C1", "SW6C1" ], [ "HCLK_SW6C2", "SW6C2" ], [ "HCLK_SW6C3", "SW6C3" ], [ "HCLK_SW6D0", "SW6D0" ], [ "HCLK_SW6D1", "SW6D1" ], [ "HCLK_SW6D2", "SW6D2" ], [ "HCLK_SW6D3", "SW6D3" ], [ "HCLK_SW6E0", "SW6E0" ], [ "HCLK_SW6E1", "SW6E1" ], [ "HCLK_SW6E2", "SW6E2" ], [ "HCLK_SW6E3", "SW6E3" ], [ "HCLK_SW6END3", "SW6END3" ], [ "HCLK_WL1BEG3", "WL1BEG3" ], [ "HCLK_WL1END3", "WL1END3" ], [ "HCLK_WR1BEG_S0", "WR1BEG_S0" ], [ "HCLK_WR1END_S1_0", "WR1END_S1_0" ], [ "HCLK_WW2END3", "WW2END3" ], [ "HCLK_WW4END_S0_0", "WW4END_S0_0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "HCLK_R_BOT_UTURN", "INT_R" ], "wire_pairs": [ [ "B_TERM_UTURN_INT_ER1BEG0", "EL1BEG_N3" ], [ "B_TERM_UTURN_INT_ER1BEG0", "ER1BEG0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "EL1END0" ], [ "B_TERM_UTURN_INT_ER1END_N3_3", "ER1END_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "BYP_BOUNCE_N3_7" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE0", "FAN_BOUNCE0" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "BYP_BOUNCE_N3_3" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE2", "FAN_BOUNCE2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "BYP_BOUNCE_N3_6" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE4", "FAN_BOUNCE4" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "BYP_BOUNCE_N3_2" ], [ "B_TERM_UTURN_INT_FAN_BOUNCE6", "FAN_BOUNCE6" ], [ "B_TERM_UTURN_INT_LV2", "LV2" ], [ "B_TERM_UTURN_INT_LV2", "LV17" ], [ "B_TERM_UTURN_INT_LV3", "LV3" ], [ "B_TERM_UTURN_INT_LV3", "LV16" ], [ "B_TERM_UTURN_INT_LV4", "LV4" ], [ "B_TERM_UTURN_INT_LV4", "LV15" ], [ "B_TERM_UTURN_INT_LV5", "LV5" ], [ "B_TERM_UTURN_INT_LV5", "LV14" ], [ "B_TERM_UTURN_INT_LV6", "LV6" ], [ "B_TERM_UTURN_INT_LV6", "LV13" ], [ "B_TERM_UTURN_INT_LV7", "LV7" ], [ "B_TERM_UTURN_INT_LV7", "LV12" ], [ "B_TERM_UTURN_INT_LV8", "LV8" ], [ "B_TERM_UTURN_INT_LV8", "LV11" ], [ "B_TERM_UTURN_INT_LV9", "LV9" ], [ "B_TERM_UTURN_INT_LV9", "LV10" ], [ "B_TERM_UTURN_INT_LV18", "LV1" ], [ "B_TERM_UTURN_INT_LV18", "LV18" ], [ "B_TERM_UTURN_INT_LVB0", "LVB1" ], [ "B_TERM_UTURN_INT_LVB0", "LVB12" ], [ "B_TERM_UTURN_INT_LVB1", "LVB2" ], [ "B_TERM_UTURN_INT_LVB1", "LVB11" ], [ "B_TERM_UTURN_INT_LVB2", "LVB3" ], [ "B_TERM_UTURN_INT_LVB2", "LVB10" ], [ "B_TERM_UTURN_INT_LVB3", "LVB4" ], [ "B_TERM_UTURN_INT_LVB3", "LVB9" ], [ "B_TERM_UTURN_INT_LVB4", "LVB5" ], [ "B_TERM_UTURN_INT_LVB4", "LVB8" ], [ "B_TERM_UTURN_INT_LVB5", "LVB6" ], [ "B_TERM_UTURN_INT_LVB5", "LVB7" ], [ "B_TERM_UTURN_INT_SE2BEG0", "NE2A3" ], [ "B_TERM_UTURN_INT_SE2BEG0", "SE2BEG0" ], [ "B_TERM_UTURN_INT_SE2BEG1", "NE2A2" ], [ "B_TERM_UTURN_INT_SE2BEG1", "SE2BEG1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "NE2A1" ], [ "B_TERM_UTURN_INT_SE2BEG2", "SE2BEG2" ], [ "B_TERM_UTURN_INT_SE2BEG3", "NE2A0" ], [ "B_TERM_UTURN_INT_SE2BEG3", "SE2BEG3" ], [ "B_TERM_UTURN_INT_SE6A0", "NE6B3" ], [ "B_TERM_UTURN_INT_SE6A0", "SE6A0" ], [ "B_TERM_UTURN_INT_SE6A1", "NE6B2" ], [ "B_TERM_UTURN_INT_SE6A1", "SE6A1" ], [ "B_TERM_UTURN_INT_SE6A2", "NE6B1" ], [ "B_TERM_UTURN_INT_SE6A2", "SE6A2" ], [ "B_TERM_UTURN_INT_SE6A3", "NE6B0" ], [ "B_TERM_UTURN_INT_SE6A3", "SE6A3" ], [ "B_TERM_UTURN_INT_SE6B0", "NE6C3" ], [ "B_TERM_UTURN_INT_SE6B0", "SE6B0" ], [ "B_TERM_UTURN_INT_SE6B1", "NE6C2" ], [ "B_TERM_UTURN_INT_SE6B1", "SE6B1" ], [ "B_TERM_UTURN_INT_SE6B2", "NE6C1" ], [ "B_TERM_UTURN_INT_SE6B2", "SE6B2" ], [ "B_TERM_UTURN_INT_SE6B3", "NE6C0" ], [ "B_TERM_UTURN_INT_SE6B3", "SE6B3" ], [ "B_TERM_UTURN_INT_SE6C0", "NE6D3" ], [ "B_TERM_UTURN_INT_SE6C0", "SE6C0" ], [ "B_TERM_UTURN_INT_SE6C1", "NE6D2" ], [ "B_TERM_UTURN_INT_SE6C1", "SE6C1" ], [ "B_TERM_UTURN_INT_SE6C2", "NE6D1" ], [ "B_TERM_UTURN_INT_SE6C2", "SE6C2" ], [ "B_TERM_UTURN_INT_SE6C3", "NE6D0" ], [ "B_TERM_UTURN_INT_SE6C3", "SE6C3" ], [ "B_TERM_UTURN_INT_SE6D0", "NE6E3" ], [ "B_TERM_UTURN_INT_SE6D0", "SE6D0" ], [ "B_TERM_UTURN_INT_SE6D1", "NE6E2" ], [ "B_TERM_UTURN_INT_SE6D1", "SE6D1" ], [ "B_TERM_UTURN_INT_SE6D2", "NE6E1" ], [ "B_TERM_UTURN_INT_SE6D2", "SE6D2" ], [ "B_TERM_UTURN_INT_SE6D3", "NE6E0" ], [ "B_TERM_UTURN_INT_SE6D3", "SE6D3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "NR1END3" ], [ "B_TERM_UTURN_INT_SL1BEG0", "SL1BEG0" ], [ "B_TERM_UTURN_INT_SL1BEG1", "NR1END2" ], [ "B_TERM_UTURN_INT_SL1BEG1", "SL1BEG1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "NR1END1" ], [ "B_TERM_UTURN_INT_SL1BEG2", "SL1BEG2" ], [ "B_TERM_UTURN_INT_SL1BEG3", "NR1END0" ], [ "B_TERM_UTURN_INT_SL1BEG3", "SL1BEG3" ], [ "B_TERM_UTURN_INT_SR1BEG1", "NL1END2" ], [ "B_TERM_UTURN_INT_SR1BEG1", "SR1BEG1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "NL1END1" ], [ "B_TERM_UTURN_INT_SR1BEG2", "SR1BEG2" ], [ "B_TERM_UTURN_INT_SR1BEG3", "NL1END0" ], [ "B_TERM_UTURN_INT_SR1BEG3", "SR1BEG3" ], [ "B_TERM_UTURN_INT_SS2A0", "NN2END3" ], [ "B_TERM_UTURN_INT_SS2A0", "SS2A0" ], [ "B_TERM_UTURN_INT_SS2A1", "NN2END2" ], [ "B_TERM_UTURN_INT_SS2A1", "SS2A1" ], [ "B_TERM_UTURN_INT_SS2A2", "NN2END1" ], [ "B_TERM_UTURN_INT_SS2A2", "SS2A2" ], [ "B_TERM_UTURN_INT_SS2A3", "NN2END0" ], [ "B_TERM_UTURN_INT_SS2A3", "SS2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "NN2A3" ], [ "B_TERM_UTURN_INT_SS2BEG0", "SS2BEG0" ], [ "B_TERM_UTURN_INT_SS2BEG1", "NN2A2" ], [ "B_TERM_UTURN_INT_SS2BEG1", "SS2BEG1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "NN2A1" ], [ "B_TERM_UTURN_INT_SS2BEG2", "SS2BEG2" ], [ "B_TERM_UTURN_INT_SS2BEG3", "NN2A0" ], [ "B_TERM_UTURN_INT_SS2BEG3", "SS2BEG3" ], [ "B_TERM_UTURN_INT_SS6A0", "NN6B3" ], [ "B_TERM_UTURN_INT_SS6A0", "SS6A0" ], [ "B_TERM_UTURN_INT_SS6A1", "NN6B2" ], [ "B_TERM_UTURN_INT_SS6A1", "SS6A1" ], [ "B_TERM_UTURN_INT_SS6A2", "NN6B1" ], [ "B_TERM_UTURN_INT_SS6A2", "SS6A2" ], [ "B_TERM_UTURN_INT_SS6A3", "NN6B0" ], [ "B_TERM_UTURN_INT_SS6A3", "SS6A3" ], [ "B_TERM_UTURN_INT_SS6B0", "NN6C3" ], [ "B_TERM_UTURN_INT_SS6B0", "SS6B0" ], [ "B_TERM_UTURN_INT_SS6B1", "NN6C2" ], [ "B_TERM_UTURN_INT_SS6B1", "SS6B1" ], [ "B_TERM_UTURN_INT_SS6B2", "NN6C1" ], [ "B_TERM_UTURN_INT_SS6B2", "SS6B2" ], [ "B_TERM_UTURN_INT_SS6B3", "NN6C0" ], [ "B_TERM_UTURN_INT_SS6B3", "SS6B3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "NN6A3" ], [ "B_TERM_UTURN_INT_SS6BEG0", "SS6BEG0" ], [ "B_TERM_UTURN_INT_SS6BEG1", "NN6A2" ], [ "B_TERM_UTURN_INT_SS6BEG1", "SS6BEG1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "NN6A1" ], [ "B_TERM_UTURN_INT_SS6BEG2", "SS6BEG2" ], [ "B_TERM_UTURN_INT_SS6BEG3", "NN6A0" ], [ "B_TERM_UTURN_INT_SS6BEG3", "SS6BEG3" ], [ "B_TERM_UTURN_INT_SS6C0", "NN6D3" ], [ "B_TERM_UTURN_INT_SS6C0", "SS6C0" ], [ "B_TERM_UTURN_INT_SS6C1", "NN6D2" ], [ "B_TERM_UTURN_INT_SS6C1", "SS6C1" ], [ "B_TERM_UTURN_INT_SS6C2", "NN6D1" ], [ "B_TERM_UTURN_INT_SS6C2", "SS6C2" ], [ "B_TERM_UTURN_INT_SS6C3", "NN6D0" ], [ "B_TERM_UTURN_INT_SS6C3", "SS6C3" ], [ "B_TERM_UTURN_INT_SS6D0", "NN6E3" ], [ "B_TERM_UTURN_INT_SS6D0", "SS6D0" ], [ "B_TERM_UTURN_INT_SS6D1", "NN6E2" ], [ "B_TERM_UTURN_INT_SS6D1", "SS6D1" ], [ "B_TERM_UTURN_INT_SS6D2", "NN6E1" ], [ "B_TERM_UTURN_INT_SS6D2", "SS6D2" ], [ "B_TERM_UTURN_INT_SS6D3", "NN6E0" ], [ "B_TERM_UTURN_INT_SS6D3", "SS6D3" ], [ "B_TERM_UTURN_INT_SS6E0", "NN6END3" ], [ "B_TERM_UTURN_INT_SS6E0", "SS6E0" ], [ "B_TERM_UTURN_INT_SS6E1", "NN6END2" ], [ "B_TERM_UTURN_INT_SS6E1", "SS6E1" ], [ "B_TERM_UTURN_INT_SS6E2", "NN6END1" ], [ "B_TERM_UTURN_INT_SS6E2", "SS6E2" ], [ "B_TERM_UTURN_INT_SS6E3", "NN6END0" ], [ "B_TERM_UTURN_INT_SS6E3", "SS6E3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "NW2A3" ], [ "B_TERM_UTURN_INT_SW2BEG0", "SW2BEG0" ], [ "B_TERM_UTURN_INT_SW2BEG1", "NW2A2" ], [ "B_TERM_UTURN_INT_SW2BEG1", "SW2BEG1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "NW2A1" ], [ "B_TERM_UTURN_INT_SW2BEG2", "SW2BEG2" ], [ "B_TERM_UTURN_INT_SW2BEG3", "NW2A0" ], [ "B_TERM_UTURN_INT_SW2BEG3", "SW2BEG3" ], [ "B_TERM_UTURN_INT_SW6A0", "NW6B3" ], [ "B_TERM_UTURN_INT_SW6A0", "SW6A0" ], [ "B_TERM_UTURN_INT_SW6A1", "NW6B2" ], [ "B_TERM_UTURN_INT_SW6A1", "SW6A1" ], [ "B_TERM_UTURN_INT_SW6A2", "NW6B1" ], [ "B_TERM_UTURN_INT_SW6A2", "SW6A2" ], [ "B_TERM_UTURN_INT_SW6A3", "NW6B0" ], [ "B_TERM_UTURN_INT_SW6A3", "SW6A3" ], [ "B_TERM_UTURN_INT_SW6B0", "NW6C3" ], [ "B_TERM_UTURN_INT_SW6B0", "SW6B0" ], [ "B_TERM_UTURN_INT_SW6B1", "NW6C2" ], [ "B_TERM_UTURN_INT_SW6B1", "SW6B1" ], [ "B_TERM_UTURN_INT_SW6B2", "NW6C1" ], [ "B_TERM_UTURN_INT_SW6B2", "SW6B2" ], [ "B_TERM_UTURN_INT_SW6B3", "NW6C0" ], [ "B_TERM_UTURN_INT_SW6B3", "SW6B3" ], [ "B_TERM_UTURN_INT_SW6C0", "NW6D3" ], [ "B_TERM_UTURN_INT_SW6C0", "SW6C0" ], [ "B_TERM_UTURN_INT_SW6C1", "NW6D2" ], [ "B_TERM_UTURN_INT_SW6C1", "SW6C1" ], [ "B_TERM_UTURN_INT_SW6C2", "NW6D1" ], [ "B_TERM_UTURN_INT_SW6C2", "SW6C2" ], [ "B_TERM_UTURN_INT_SW6C3", "NW6D0" ], [ "B_TERM_UTURN_INT_SW6C3", "SW6C3" ], [ "B_TERM_UTURN_INT_SW6D0", "NW6E3" ], [ "B_TERM_UTURN_INT_SW6D0", "SW6D0" ], [ "B_TERM_UTURN_INT_SW6D1", "NW6E2" ], [ "B_TERM_UTURN_INT_SW6D1", "SW6D1" ], [ "B_TERM_UTURN_INT_SW6D2", "NW6E1" ], [ "B_TERM_UTURN_INT_SW6D2", "SW6D2" ], [ "B_TERM_UTURN_INT_SW6D3", "NW6E0" ], [ "B_TERM_UTURN_INT_SW6D3", "SW6D3" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "NW6END0" ], [ "B_TERM_UTURN_INT_SW6END_N0_3", "SW6END_N0_3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WL1BEG_N3" ], [ "B_TERM_UTURN_INT_WR1BEG0", "WR1BEG0" ], [ "B_TERM_UTURN_INT_WR1END0", "WL1END_N1_3" ], [ "B_TERM_UTURN_INT_WR1END0", "WR1END0" ], [ "HCLK_LEAF_CLK_B_TOP0", "GCLK_B0" ], [ "HCLK_LEAF_CLK_B_TOP1", "GCLK_B1" ], [ "HCLK_LEAF_CLK_B_TOP2", "GCLK_B2" ], [ "HCLK_LEAF_CLK_B_TOP3", "GCLK_B3" ], [ "HCLK_LEAF_CLK_B_TOP4", "GCLK_B4" ], [ "HCLK_LEAF_CLK_B_TOP5", "GCLK_B5" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_1", "INT_FEEDTHRU_1" ], "wire_pairs": [ [ "INT_FEEDTHRU_1_EE2A0", "INT_FEEDTHRU_1_EE2A0" ], [ "INT_FEEDTHRU_1_EE2A1", "INT_FEEDTHRU_1_EE2A1" ], [ "INT_FEEDTHRU_1_EE2A2", "INT_FEEDTHRU_1_EE2A2" ], [ "INT_FEEDTHRU_1_EE2A3", "INT_FEEDTHRU_1_EE2A3" ], [ "INT_FEEDTHRU_1_EE2BEG0", "INT_FEEDTHRU_1_EE2BEG0" ], [ "INT_FEEDTHRU_1_EE2BEG1", "INT_FEEDTHRU_1_EE2BEG1" ], [ "INT_FEEDTHRU_1_EE2BEG2", "INT_FEEDTHRU_1_EE2BEG2" ], [ "INT_FEEDTHRU_1_EE2BEG3", "INT_FEEDTHRU_1_EE2BEG3" ], [ "INT_FEEDTHRU_1_EE4A0", "INT_FEEDTHRU_1_EE4A0" ], [ "INT_FEEDTHRU_1_EE4A1", "INT_FEEDTHRU_1_EE4A1" ], [ "INT_FEEDTHRU_1_EE4A2", "INT_FEEDTHRU_1_EE4A2" ], [ "INT_FEEDTHRU_1_EE4A3", "INT_FEEDTHRU_1_EE4A3" ], [ "INT_FEEDTHRU_1_EE4B0", "INT_FEEDTHRU_1_EE4B0" ], [ "INT_FEEDTHRU_1_EE4B1", "INT_FEEDTHRU_1_EE4B1" ], [ "INT_FEEDTHRU_1_EE4B2", "INT_FEEDTHRU_1_EE4B2" ], [ "INT_FEEDTHRU_1_EE4B3", "INT_FEEDTHRU_1_EE4B3" ], [ "INT_FEEDTHRU_1_EE4BEG0", "INT_FEEDTHRU_1_EE4BEG0" ], [ "INT_FEEDTHRU_1_EE4BEG1", "INT_FEEDTHRU_1_EE4BEG1" ], [ "INT_FEEDTHRU_1_EE4BEG2", "INT_FEEDTHRU_1_EE4BEG2" ], [ "INT_FEEDTHRU_1_EE4BEG3", "INT_FEEDTHRU_1_EE4BEG3" ], [ "INT_FEEDTHRU_1_EE4C0", "INT_FEEDTHRU_1_EE4C0" ], [ "INT_FEEDTHRU_1_EE4C1", "INT_FEEDTHRU_1_EE4C1" ], [ "INT_FEEDTHRU_1_EE4C2", "INT_FEEDTHRU_1_EE4C2" ], [ "INT_FEEDTHRU_1_EE4C3", "INT_FEEDTHRU_1_EE4C3" ], [ "INT_FEEDTHRU_1_EL1BEG0", "INT_FEEDTHRU_1_EL1BEG0" ], [ "INT_FEEDTHRU_1_EL1BEG1", "INT_FEEDTHRU_1_EL1BEG1" ], [ "INT_FEEDTHRU_1_EL1BEG2", "INT_FEEDTHRU_1_EL1BEG2" ], [ "INT_FEEDTHRU_1_EL1BEG3", "INT_FEEDTHRU_1_EL1BEG3" ], [ "INT_FEEDTHRU_1_ER1BEG0", "INT_FEEDTHRU_1_ER1BEG0" ], [ "INT_FEEDTHRU_1_ER1BEG1", "INT_FEEDTHRU_1_ER1BEG1" ], [ "INT_FEEDTHRU_1_ER1BEG2", "INT_FEEDTHRU_1_ER1BEG2" ], [ "INT_FEEDTHRU_1_ER1BEG3", "INT_FEEDTHRU_1_ER1BEG3" ], [ "INT_FEEDTHRU_1_LH1", "INT_FEEDTHRU_1_LH1" ], [ "INT_FEEDTHRU_1_LH2", "INT_FEEDTHRU_1_LH2" ], [ "INT_FEEDTHRU_1_LH3", "INT_FEEDTHRU_1_LH3" ], [ "INT_FEEDTHRU_1_LH4", "INT_FEEDTHRU_1_LH4" ], [ "INT_FEEDTHRU_1_LH5", "INT_FEEDTHRU_1_LH5" ], [ "INT_FEEDTHRU_1_LH6", "INT_FEEDTHRU_1_LH6" ], [ "INT_FEEDTHRU_1_LH7", "INT_FEEDTHRU_1_LH7" ], [ "INT_FEEDTHRU_1_LH8", "INT_FEEDTHRU_1_LH8" ], [ "INT_FEEDTHRU_1_LH9", "INT_FEEDTHRU_1_LH9" ], [ "INT_FEEDTHRU_1_LH10", "INT_FEEDTHRU_1_LH10" ], [ "INT_FEEDTHRU_1_LH11", "INT_FEEDTHRU_1_LH11" ], [ "INT_FEEDTHRU_1_LH12", "INT_FEEDTHRU_1_LH12" ], [ "INT_FEEDTHRU_1_MONITOR_N", "INT_FEEDTHRU_1_MONITOR_N" ], [ "INT_FEEDTHRU_1_MONITOR_P", "INT_FEEDTHRU_1_MONITOR_P" ], [ "INT_FEEDTHRU_1_NE2A0", "INT_FEEDTHRU_1_NE2A0" ], [ "INT_FEEDTHRU_1_NE2A1", "INT_FEEDTHRU_1_NE2A1" ], [ "INT_FEEDTHRU_1_NE2A2", "INT_FEEDTHRU_1_NE2A2" ], [ "INT_FEEDTHRU_1_NE2A3", "INT_FEEDTHRU_1_NE2A3" ], [ "INT_FEEDTHRU_1_NE4BEG0", "INT_FEEDTHRU_1_NE4BEG0" ], [ "INT_FEEDTHRU_1_NE4BEG1", "INT_FEEDTHRU_1_NE4BEG1" ], [ "INT_FEEDTHRU_1_NE4BEG2", "INT_FEEDTHRU_1_NE4BEG2" ], [ "INT_FEEDTHRU_1_NE4BEG3", "INT_FEEDTHRU_1_NE4BEG3" ], [ "INT_FEEDTHRU_1_NE4C0", "INT_FEEDTHRU_1_NE4C0" ], [ "INT_FEEDTHRU_1_NE4C1", "INT_FEEDTHRU_1_NE4C1" ], [ "INT_FEEDTHRU_1_NE4C2", "INT_FEEDTHRU_1_NE4C2" ], [ "INT_FEEDTHRU_1_NE4C3", "INT_FEEDTHRU_1_NE4C3" ], [ "INT_FEEDTHRU_1_NW2A0", "INT_FEEDTHRU_1_NW2A0" ], [ "INT_FEEDTHRU_1_NW2A1", "INT_FEEDTHRU_1_NW2A1" ], [ "INT_FEEDTHRU_1_NW2A2", "INT_FEEDTHRU_1_NW2A2" ], [ "INT_FEEDTHRU_1_NW2A3", "INT_FEEDTHRU_1_NW2A3" ], [ "INT_FEEDTHRU_1_NW4A0", "INT_FEEDTHRU_1_NW4A0" ], [ "INT_FEEDTHRU_1_NW4A1", "INT_FEEDTHRU_1_NW4A1" ], [ "INT_FEEDTHRU_1_NW4A2", "INT_FEEDTHRU_1_NW4A2" ], [ "INT_FEEDTHRU_1_NW4A3", "INT_FEEDTHRU_1_NW4A3" ], [ "INT_FEEDTHRU_1_NW4END0", "INT_FEEDTHRU_1_NW4END0" ], [ "INT_FEEDTHRU_1_NW4END1", "INT_FEEDTHRU_1_NW4END1" ], [ "INT_FEEDTHRU_1_NW4END2", "INT_FEEDTHRU_1_NW4END2" ], [ "INT_FEEDTHRU_1_NW4END3", "INT_FEEDTHRU_1_NW4END3" ], [ "INT_FEEDTHRU_1_SE2A0", "INT_FEEDTHRU_1_SE2A0" ], [ "INT_FEEDTHRU_1_SE2A1", "INT_FEEDTHRU_1_SE2A1" ], [ "INT_FEEDTHRU_1_SE2A2", "INT_FEEDTHRU_1_SE2A2" ], [ "INT_FEEDTHRU_1_SE2A3", "INT_FEEDTHRU_1_SE2A3" ], [ "INT_FEEDTHRU_1_SE4BEG0", "INT_FEEDTHRU_1_SE4BEG0" ], [ "INT_FEEDTHRU_1_SE4BEG1", "INT_FEEDTHRU_1_SE4BEG1" ], [ "INT_FEEDTHRU_1_SE4BEG2", "INT_FEEDTHRU_1_SE4BEG2" ], [ "INT_FEEDTHRU_1_SE4BEG3", "INT_FEEDTHRU_1_SE4BEG3" ], [ "INT_FEEDTHRU_1_SE4C0", "INT_FEEDTHRU_1_SE4C0" ], [ "INT_FEEDTHRU_1_SE4C1", "INT_FEEDTHRU_1_SE4C1" ], [ "INT_FEEDTHRU_1_SE4C2", "INT_FEEDTHRU_1_SE4C2" ], [ "INT_FEEDTHRU_1_SE4C3", "INT_FEEDTHRU_1_SE4C3" ], [ "INT_FEEDTHRU_1_SW2A0", "INT_FEEDTHRU_1_SW2A0" ], [ "INT_FEEDTHRU_1_SW2A1", "INT_FEEDTHRU_1_SW2A1" ], [ "INT_FEEDTHRU_1_SW2A2", "INT_FEEDTHRU_1_SW2A2" ], [ "INT_FEEDTHRU_1_SW2A3", "INT_FEEDTHRU_1_SW2A3" ], [ "INT_FEEDTHRU_1_SW4A0", "INT_FEEDTHRU_1_SW4A0" ], [ "INT_FEEDTHRU_1_SW4A1", "INT_FEEDTHRU_1_SW4A1" ], [ "INT_FEEDTHRU_1_SW4A2", "INT_FEEDTHRU_1_SW4A2" ], [ "INT_FEEDTHRU_1_SW4A3", "INT_FEEDTHRU_1_SW4A3" ], [ "INT_FEEDTHRU_1_SW4END0", "INT_FEEDTHRU_1_SW4END0" ], [ "INT_FEEDTHRU_1_SW4END1", "INT_FEEDTHRU_1_SW4END1" ], [ "INT_FEEDTHRU_1_SW4END2", "INT_FEEDTHRU_1_SW4END2" ], [ "INT_FEEDTHRU_1_SW4END3", "INT_FEEDTHRU_1_SW4END3" ], [ "INT_FEEDTHRU_1_WL1END0", "INT_FEEDTHRU_1_WL1END0" ], [ "INT_FEEDTHRU_1_WL1END1", "INT_FEEDTHRU_1_WL1END1" ], [ "INT_FEEDTHRU_1_WL1END2", "INT_FEEDTHRU_1_WL1END2" ], [ "INT_FEEDTHRU_1_WL1END3", "INT_FEEDTHRU_1_WL1END3" ], [ "INT_FEEDTHRU_1_WR1END0", "INT_FEEDTHRU_1_WR1END0" ], [ "INT_FEEDTHRU_1_WR1END1", "INT_FEEDTHRU_1_WR1END1" ], [ "INT_FEEDTHRU_1_WR1END2", "INT_FEEDTHRU_1_WR1END2" ], [ "INT_FEEDTHRU_1_WR1END3", "INT_FEEDTHRU_1_WR1END3" ], [ "INT_FEEDTHRU_1_WW2A0", "INT_FEEDTHRU_1_WW2A0" ], [ "INT_FEEDTHRU_1_WW2A1", "INT_FEEDTHRU_1_WW2A1" ], [ "INT_FEEDTHRU_1_WW2A2", "INT_FEEDTHRU_1_WW2A2" ], [ "INT_FEEDTHRU_1_WW2A3", "INT_FEEDTHRU_1_WW2A3" ], [ "INT_FEEDTHRU_1_WW2END0", "INT_FEEDTHRU_1_WW2END0" ], [ "INT_FEEDTHRU_1_WW2END1", "INT_FEEDTHRU_1_WW2END1" ], [ "INT_FEEDTHRU_1_WW2END2", "INT_FEEDTHRU_1_WW2END2" ], [ "INT_FEEDTHRU_1_WW2END3", "INT_FEEDTHRU_1_WW2END3" ], [ "INT_FEEDTHRU_1_WW4A0", "INT_FEEDTHRU_1_WW4A0" ], [ "INT_FEEDTHRU_1_WW4A1", "INT_FEEDTHRU_1_WW4A1" ], [ "INT_FEEDTHRU_1_WW4A2", "INT_FEEDTHRU_1_WW4A2" ], [ "INT_FEEDTHRU_1_WW4A3", "INT_FEEDTHRU_1_WW4A3" ], [ "INT_FEEDTHRU_1_WW4B0", "INT_FEEDTHRU_1_WW4B0" ], [ "INT_FEEDTHRU_1_WW4B1", "INT_FEEDTHRU_1_WW4B1" ], [ "INT_FEEDTHRU_1_WW4B2", "INT_FEEDTHRU_1_WW4B2" ], [ "INT_FEEDTHRU_1_WW4B3", "INT_FEEDTHRU_1_WW4B3" ], [ "INT_FEEDTHRU_1_WW4C0", "INT_FEEDTHRU_1_WW4C0" ], [ "INT_FEEDTHRU_1_WW4C1", "INT_FEEDTHRU_1_WW4C1" ], [ "INT_FEEDTHRU_1_WW4C2", "INT_FEEDTHRU_1_WW4C2" ], [ "INT_FEEDTHRU_1_WW4C3", "INT_FEEDTHRU_1_WW4C3" ], [ "INT_FEEDTHRU_1_WW4END0", "INT_FEEDTHRU_1_WW4END0" ], [ "INT_FEEDTHRU_1_WW4END1", "INT_FEEDTHRU_1_WW4END1" ], [ "INT_FEEDTHRU_1_WW4END2", "INT_FEEDTHRU_1_WW4END2" ], [ "INT_FEEDTHRU_1_WW4END3", "INT_FEEDTHRU_1_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "INT_FEEDTHRU_1", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "INT_FEEDTHRU_1_EE2A0", "INT_FEEDTHRU_2_EE2A0" ], [ "INT_FEEDTHRU_1_EE2A1", "INT_FEEDTHRU_2_EE2A1" ], [ "INT_FEEDTHRU_1_EE2A2", "INT_FEEDTHRU_2_EE2A2" ], [ "INT_FEEDTHRU_1_EE2A3", "INT_FEEDTHRU_2_EE2A3" ], [ "INT_FEEDTHRU_1_EE2BEG0", "INT_FEEDTHRU_2_EE2BEG0" ], [ "INT_FEEDTHRU_1_EE2BEG1", "INT_FEEDTHRU_2_EE2BEG1" ], [ "INT_FEEDTHRU_1_EE2BEG2", "INT_FEEDTHRU_2_EE2BEG2" ], [ "INT_FEEDTHRU_1_EE2BEG3", "INT_FEEDTHRU_2_EE2BEG3" ], [ "INT_FEEDTHRU_1_EE4A0", "INT_FEEDTHRU_2_EE4A0" ], [ "INT_FEEDTHRU_1_EE4A1", "INT_FEEDTHRU_2_EE4A1" ], [ "INT_FEEDTHRU_1_EE4A2", "INT_FEEDTHRU_2_EE4A2" ], [ "INT_FEEDTHRU_1_EE4A3", "INT_FEEDTHRU_2_EE4A3" ], [ "INT_FEEDTHRU_1_EE4B0", "INT_FEEDTHRU_2_EE4B0" ], [ "INT_FEEDTHRU_1_EE4B1", "INT_FEEDTHRU_2_EE4B1" ], [ "INT_FEEDTHRU_1_EE4B2", "INT_FEEDTHRU_2_EE4B2" ], [ "INT_FEEDTHRU_1_EE4B3", "INT_FEEDTHRU_2_EE4B3" ], [ "INT_FEEDTHRU_1_EE4BEG0", "INT_FEEDTHRU_2_EE4BEG0" ], [ "INT_FEEDTHRU_1_EE4BEG1", "INT_FEEDTHRU_2_EE4BEG1" ], [ "INT_FEEDTHRU_1_EE4BEG2", "INT_FEEDTHRU_2_EE4BEG2" ], [ "INT_FEEDTHRU_1_EE4BEG3", "INT_FEEDTHRU_2_EE4BEG3" ], [ "INT_FEEDTHRU_1_EE4C0", "INT_FEEDTHRU_2_EE4C0" ], [ "INT_FEEDTHRU_1_EE4C1", "INT_FEEDTHRU_2_EE4C1" ], [ "INT_FEEDTHRU_1_EE4C2", "INT_FEEDTHRU_2_EE4C2" ], [ "INT_FEEDTHRU_1_EE4C3", "INT_FEEDTHRU_2_EE4C3" ], [ "INT_FEEDTHRU_1_EL1BEG0", "INT_FEEDTHRU_2_EL1BEG0" ], [ "INT_FEEDTHRU_1_EL1BEG1", "INT_FEEDTHRU_2_EL1BEG1" ], [ "INT_FEEDTHRU_1_EL1BEG2", "INT_FEEDTHRU_2_EL1BEG2" ], [ "INT_FEEDTHRU_1_EL1BEG3", "INT_FEEDTHRU_2_EL1BEG3" ], [ "INT_FEEDTHRU_1_ER1BEG0", "INT_FEEDTHRU_2_ER1BEG0" ], [ "INT_FEEDTHRU_1_ER1BEG1", "INT_FEEDTHRU_2_ER1BEG1" ], [ "INT_FEEDTHRU_1_ER1BEG2", "INT_FEEDTHRU_2_ER1BEG2" ], [ "INT_FEEDTHRU_1_ER1BEG3", "INT_FEEDTHRU_2_ER1BEG3" ], [ "INT_FEEDTHRU_1_LH1", "INT_FEEDTHRU_2_LH1" ], [ "INT_FEEDTHRU_1_LH2", "INT_FEEDTHRU_2_LH2" ], [ "INT_FEEDTHRU_1_LH3", "INT_FEEDTHRU_2_LH3" ], [ "INT_FEEDTHRU_1_LH4", "INT_FEEDTHRU_2_LH4" ], [ "INT_FEEDTHRU_1_LH5", "INT_FEEDTHRU_2_LH5" ], [ "INT_FEEDTHRU_1_LH6", "INT_FEEDTHRU_2_LH6" ], [ "INT_FEEDTHRU_1_LH7", "INT_FEEDTHRU_2_LH7" ], [ "INT_FEEDTHRU_1_LH8", "INT_FEEDTHRU_2_LH8" ], [ "INT_FEEDTHRU_1_LH9", "INT_FEEDTHRU_2_LH9" ], [ "INT_FEEDTHRU_1_LH10", "INT_FEEDTHRU_2_LH10" ], [ "INT_FEEDTHRU_1_LH11", "INT_FEEDTHRU_2_LH11" ], [ "INT_FEEDTHRU_1_LH12", "INT_FEEDTHRU_2_LH12" ], [ "INT_FEEDTHRU_1_MONITOR_N", "INT_FEEDTHRU_2_MONITOR_N" ], [ "INT_FEEDTHRU_1_MONITOR_P", "INT_FEEDTHRU_2_MONITOR_P" ], [ "INT_FEEDTHRU_1_NE2A0", "INT_FEEDTHRU_2_NE2A0" ], [ "INT_FEEDTHRU_1_NE2A1", "INT_FEEDTHRU_2_NE2A1" ], [ "INT_FEEDTHRU_1_NE2A2", "INT_FEEDTHRU_2_NE2A2" ], [ "INT_FEEDTHRU_1_NE2A3", "INT_FEEDTHRU_2_NE2A3" ], [ "INT_FEEDTHRU_1_NE4BEG0", "INT_FEEDTHRU_2_NE4BEG0" ], [ "INT_FEEDTHRU_1_NE4BEG1", "INT_FEEDTHRU_2_NE4BEG1" ], [ "INT_FEEDTHRU_1_NE4BEG2", "INT_FEEDTHRU_2_NE4BEG2" ], [ "INT_FEEDTHRU_1_NE4BEG3", "INT_FEEDTHRU_2_NE4BEG3" ], [ "INT_FEEDTHRU_1_NE4C0", "INT_FEEDTHRU_2_NE4C0" ], [ "INT_FEEDTHRU_1_NE4C1", "INT_FEEDTHRU_2_NE4C1" ], [ "INT_FEEDTHRU_1_NE4C2", "INT_FEEDTHRU_2_NE4C2" ], [ "INT_FEEDTHRU_1_NE4C3", "INT_FEEDTHRU_2_NE4C3" ], [ "INT_FEEDTHRU_1_NW2A0", "INT_FEEDTHRU_2_NW2A0" ], [ "INT_FEEDTHRU_1_NW2A1", "INT_FEEDTHRU_2_NW2A1" ], [ "INT_FEEDTHRU_1_NW2A2", "INT_FEEDTHRU_2_NW2A2" ], [ "INT_FEEDTHRU_1_NW2A3", "INT_FEEDTHRU_2_NW2A3" ], [ "INT_FEEDTHRU_1_NW4A0", "INT_FEEDTHRU_2_NW4A0" ], [ "INT_FEEDTHRU_1_NW4A1", "INT_FEEDTHRU_2_NW4A1" ], [ "INT_FEEDTHRU_1_NW4A2", "INT_FEEDTHRU_2_NW4A2" ], [ "INT_FEEDTHRU_1_NW4A3", "INT_FEEDTHRU_2_NW4A3" ], [ "INT_FEEDTHRU_1_NW4END0", "INT_FEEDTHRU_2_NW4END0" ], [ "INT_FEEDTHRU_1_NW4END1", "INT_FEEDTHRU_2_NW4END1" ], [ "INT_FEEDTHRU_1_NW4END2", "INT_FEEDTHRU_2_NW4END2" ], [ "INT_FEEDTHRU_1_NW4END3", "INT_FEEDTHRU_2_NW4END3" ], [ "INT_FEEDTHRU_1_SE2A0", "INT_FEEDTHRU_2_SE2A0" ], [ "INT_FEEDTHRU_1_SE2A1", "INT_FEEDTHRU_2_SE2A1" ], [ "INT_FEEDTHRU_1_SE2A2", "INT_FEEDTHRU_2_SE2A2" ], [ "INT_FEEDTHRU_1_SE2A3", "INT_FEEDTHRU_2_SE2A3" ], [ "INT_FEEDTHRU_1_SE4BEG0", "INT_FEEDTHRU_2_SE4BEG0" ], [ "INT_FEEDTHRU_1_SE4BEG1", "INT_FEEDTHRU_2_SE4BEG1" ], [ "INT_FEEDTHRU_1_SE4BEG2", "INT_FEEDTHRU_2_SE4BEG2" ], [ "INT_FEEDTHRU_1_SE4BEG3", "INT_FEEDTHRU_2_SE4BEG3" ], [ "INT_FEEDTHRU_1_SE4C0", "INT_FEEDTHRU_2_SE4C0" ], [ "INT_FEEDTHRU_1_SE4C1", "INT_FEEDTHRU_2_SE4C1" ], [ "INT_FEEDTHRU_1_SE4C2", "INT_FEEDTHRU_2_SE4C2" ], [ "INT_FEEDTHRU_1_SE4C3", "INT_FEEDTHRU_2_SE4C3" ], [ "INT_FEEDTHRU_1_SW2A0", "INT_FEEDTHRU_2_SW2A0" ], [ "INT_FEEDTHRU_1_SW2A1", "INT_FEEDTHRU_2_SW2A1" ], [ "INT_FEEDTHRU_1_SW2A2", "INT_FEEDTHRU_2_SW2A2" ], [ "INT_FEEDTHRU_1_SW2A3", "INT_FEEDTHRU_2_SW2A3" ], [ "INT_FEEDTHRU_1_SW4A0", "INT_FEEDTHRU_2_SW4A0" ], [ "INT_FEEDTHRU_1_SW4A1", "INT_FEEDTHRU_2_SW4A1" ], [ "INT_FEEDTHRU_1_SW4A2", "INT_FEEDTHRU_2_SW4A2" ], [ "INT_FEEDTHRU_1_SW4A3", "INT_FEEDTHRU_2_SW4A3" ], [ "INT_FEEDTHRU_1_SW4END0", "INT_FEEDTHRU_2_SW4END0" ], [ "INT_FEEDTHRU_1_SW4END1", "INT_FEEDTHRU_2_SW4END1" ], [ "INT_FEEDTHRU_1_SW4END2", "INT_FEEDTHRU_2_SW4END2" ], [ "INT_FEEDTHRU_1_SW4END3", "INT_FEEDTHRU_2_SW4END3" ], [ "INT_FEEDTHRU_1_WL1END0", "INT_FEEDTHRU_2_WL1END0" ], [ "INT_FEEDTHRU_1_WL1END1", "INT_FEEDTHRU_2_WL1END1" ], [ "INT_FEEDTHRU_1_WL1END2", "INT_FEEDTHRU_2_WL1END2" ], [ "INT_FEEDTHRU_1_WL1END3", "INT_FEEDTHRU_2_WL1END3" ], [ "INT_FEEDTHRU_1_WR1END0", "INT_FEEDTHRU_2_WR1END0" ], [ "INT_FEEDTHRU_1_WR1END1", "INT_FEEDTHRU_2_WR1END1" ], [ "INT_FEEDTHRU_1_WR1END2", "INT_FEEDTHRU_2_WR1END2" ], [ "INT_FEEDTHRU_1_WR1END3", "INT_FEEDTHRU_2_WR1END3" ], [ "INT_FEEDTHRU_1_WW2A0", "INT_FEEDTHRU_2_WW2A0" ], [ "INT_FEEDTHRU_1_WW2A1", "INT_FEEDTHRU_2_WW2A1" ], [ "INT_FEEDTHRU_1_WW2A2", "INT_FEEDTHRU_2_WW2A2" ], [ "INT_FEEDTHRU_1_WW2A3", "INT_FEEDTHRU_2_WW2A3" ], [ "INT_FEEDTHRU_1_WW2END0", "INT_FEEDTHRU_2_WW2END0" ], [ "INT_FEEDTHRU_1_WW2END1", "INT_FEEDTHRU_2_WW2END1" ], [ "INT_FEEDTHRU_1_WW2END2", "INT_FEEDTHRU_2_WW2END2" ], [ "INT_FEEDTHRU_1_WW2END3", "INT_FEEDTHRU_2_WW2END3" ], [ "INT_FEEDTHRU_1_WW4A0", "INT_FEEDTHRU_2_WW4A0" ], [ "INT_FEEDTHRU_1_WW4A1", "INT_FEEDTHRU_2_WW4A1" ], [ "INT_FEEDTHRU_1_WW4A2", "INT_FEEDTHRU_2_WW4A2" ], [ "INT_FEEDTHRU_1_WW4A3", "INT_FEEDTHRU_2_WW4A3" ], [ "INT_FEEDTHRU_1_WW4B0", "INT_FEEDTHRU_2_WW4B0" ], [ "INT_FEEDTHRU_1_WW4B1", "INT_FEEDTHRU_2_WW4B1" ], [ "INT_FEEDTHRU_1_WW4B2", "INT_FEEDTHRU_2_WW4B2" ], [ "INT_FEEDTHRU_1_WW4B3", "INT_FEEDTHRU_2_WW4B3" ], [ "INT_FEEDTHRU_1_WW4C0", "INT_FEEDTHRU_2_WW4C0" ], [ "INT_FEEDTHRU_1_WW4C1", "INT_FEEDTHRU_2_WW4C1" ], [ "INT_FEEDTHRU_1_WW4C2", "INT_FEEDTHRU_2_WW4C2" ], [ "INT_FEEDTHRU_1_WW4C3", "INT_FEEDTHRU_2_WW4C3" ], [ "INT_FEEDTHRU_1_WW4END0", "INT_FEEDTHRU_2_WW4END0" ], [ "INT_FEEDTHRU_1_WW4END1", "INT_FEEDTHRU_2_WW4END1" ], [ "INT_FEEDTHRU_1_WW4END2", "INT_FEEDTHRU_2_WW4END2" ], [ "INT_FEEDTHRU_1_WW4END3", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_1", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "INT_FEEDTHRU_1_EE2A0", "INT_FEEDTHRU_2_EE2A0" ], [ "INT_FEEDTHRU_1_EE2A1", "INT_FEEDTHRU_2_EE2A1" ], [ "INT_FEEDTHRU_1_EE2A2", "INT_FEEDTHRU_2_EE2A2" ], [ "INT_FEEDTHRU_1_EE2A3", "INT_FEEDTHRU_2_EE2A3" ], [ "INT_FEEDTHRU_1_EE2BEG0", "INT_FEEDTHRU_2_EE2BEG0" ], [ "INT_FEEDTHRU_1_EE2BEG1", "INT_FEEDTHRU_2_EE2BEG1" ], [ "INT_FEEDTHRU_1_EE2BEG2", "INT_FEEDTHRU_2_EE2BEG2" ], [ "INT_FEEDTHRU_1_EE2BEG3", "INT_FEEDTHRU_2_EE2BEG3" ], [ "INT_FEEDTHRU_1_EE4A0", "INT_FEEDTHRU_2_EE4A0" ], [ "INT_FEEDTHRU_1_EE4A1", "INT_FEEDTHRU_2_EE4A1" ], [ "INT_FEEDTHRU_1_EE4A2", "INT_FEEDTHRU_2_EE4A2" ], [ "INT_FEEDTHRU_1_EE4A3", "INT_FEEDTHRU_2_EE4A3" ], [ "INT_FEEDTHRU_1_EE4B0", "INT_FEEDTHRU_2_EE4B0" ], [ "INT_FEEDTHRU_1_EE4B1", "INT_FEEDTHRU_2_EE4B1" ], [ "INT_FEEDTHRU_1_EE4B2", "INT_FEEDTHRU_2_EE4B2" ], [ "INT_FEEDTHRU_1_EE4B3", "INT_FEEDTHRU_2_EE4B3" ], [ "INT_FEEDTHRU_1_EE4BEG0", "INT_FEEDTHRU_2_EE4BEG0" ], [ "INT_FEEDTHRU_1_EE4BEG1", "INT_FEEDTHRU_2_EE4BEG1" ], [ "INT_FEEDTHRU_1_EE4BEG2", "INT_FEEDTHRU_2_EE4BEG2" ], [ "INT_FEEDTHRU_1_EE4BEG3", "INT_FEEDTHRU_2_EE4BEG3" ], [ "INT_FEEDTHRU_1_EE4C0", "INT_FEEDTHRU_2_EE4C0" ], [ "INT_FEEDTHRU_1_EE4C1", "INT_FEEDTHRU_2_EE4C1" ], [ "INT_FEEDTHRU_1_EE4C2", "INT_FEEDTHRU_2_EE4C2" ], [ "INT_FEEDTHRU_1_EE4C3", "INT_FEEDTHRU_2_EE4C3" ], [ "INT_FEEDTHRU_1_EL1BEG0", "INT_FEEDTHRU_2_EL1BEG0" ], [ "INT_FEEDTHRU_1_EL1BEG1", "INT_FEEDTHRU_2_EL1BEG1" ], [ "INT_FEEDTHRU_1_EL1BEG2", "INT_FEEDTHRU_2_EL1BEG2" ], [ "INT_FEEDTHRU_1_EL1BEG3", "INT_FEEDTHRU_2_EL1BEG3" ], [ "INT_FEEDTHRU_1_ER1BEG0", "INT_FEEDTHRU_2_ER1BEG0" ], [ "INT_FEEDTHRU_1_ER1BEG1", "INT_FEEDTHRU_2_ER1BEG1" ], [ "INT_FEEDTHRU_1_ER1BEG2", "INT_FEEDTHRU_2_ER1BEG2" ], [ "INT_FEEDTHRU_1_ER1BEG3", "INT_FEEDTHRU_2_ER1BEG3" ], [ "INT_FEEDTHRU_1_LH1", "INT_FEEDTHRU_2_LH1" ], [ "INT_FEEDTHRU_1_LH2", "INT_FEEDTHRU_2_LH2" ], [ "INT_FEEDTHRU_1_LH3", "INT_FEEDTHRU_2_LH3" ], [ "INT_FEEDTHRU_1_LH4", "INT_FEEDTHRU_2_LH4" ], [ "INT_FEEDTHRU_1_LH5", "INT_FEEDTHRU_2_LH5" ], [ "INT_FEEDTHRU_1_LH6", "INT_FEEDTHRU_2_LH6" ], [ "INT_FEEDTHRU_1_LH7", "INT_FEEDTHRU_2_LH7" ], [ "INT_FEEDTHRU_1_LH8", "INT_FEEDTHRU_2_LH8" ], [ "INT_FEEDTHRU_1_LH9", "INT_FEEDTHRU_2_LH9" ], [ "INT_FEEDTHRU_1_LH10", "INT_FEEDTHRU_2_LH10" ], [ "INT_FEEDTHRU_1_LH11", "INT_FEEDTHRU_2_LH11" ], [ "INT_FEEDTHRU_1_LH12", "INT_FEEDTHRU_2_LH12" ], [ "INT_FEEDTHRU_1_MONITOR_N", "INT_FEEDTHRU_2_MONITOR_N" ], [ "INT_FEEDTHRU_1_MONITOR_P", "INT_FEEDTHRU_2_MONITOR_P" ], [ "INT_FEEDTHRU_1_NE2A0", "INT_FEEDTHRU_2_NE2A0" ], [ "INT_FEEDTHRU_1_NE2A1", "INT_FEEDTHRU_2_NE2A1" ], [ "INT_FEEDTHRU_1_NE2A2", "INT_FEEDTHRU_2_NE2A2" ], [ "INT_FEEDTHRU_1_NE2A3", "INT_FEEDTHRU_2_NE2A3" ], [ "INT_FEEDTHRU_1_NE4BEG0", "INT_FEEDTHRU_2_NE4BEG0" ], [ "INT_FEEDTHRU_1_NE4BEG1", "INT_FEEDTHRU_2_NE4BEG1" ], [ "INT_FEEDTHRU_1_NE4BEG2", "INT_FEEDTHRU_2_NE4BEG2" ], [ "INT_FEEDTHRU_1_NE4BEG3", "INT_FEEDTHRU_2_NE4BEG3" ], [ "INT_FEEDTHRU_1_NE4C0", "INT_FEEDTHRU_2_NE4C0" ], [ "INT_FEEDTHRU_1_NE4C1", "INT_FEEDTHRU_2_NE4C1" ], [ "INT_FEEDTHRU_1_NE4C2", "INT_FEEDTHRU_2_NE4C2" ], [ "INT_FEEDTHRU_1_NE4C3", "INT_FEEDTHRU_2_NE4C3" ], [ "INT_FEEDTHRU_1_NW2A0", "INT_FEEDTHRU_2_NW2A0" ], [ "INT_FEEDTHRU_1_NW2A1", "INT_FEEDTHRU_2_NW2A1" ], [ "INT_FEEDTHRU_1_NW2A2", "INT_FEEDTHRU_2_NW2A2" ], [ "INT_FEEDTHRU_1_NW2A3", "INT_FEEDTHRU_2_NW2A3" ], [ "INT_FEEDTHRU_1_NW4A0", "INT_FEEDTHRU_2_NW4A0" ], [ "INT_FEEDTHRU_1_NW4A1", "INT_FEEDTHRU_2_NW4A1" ], [ "INT_FEEDTHRU_1_NW4A2", "INT_FEEDTHRU_2_NW4A2" ], [ "INT_FEEDTHRU_1_NW4A3", "INT_FEEDTHRU_2_NW4A3" ], [ "INT_FEEDTHRU_1_NW4END0", "INT_FEEDTHRU_2_NW4END0" ], [ "INT_FEEDTHRU_1_NW4END1", "INT_FEEDTHRU_2_NW4END1" ], [ "INT_FEEDTHRU_1_NW4END2", "INT_FEEDTHRU_2_NW4END2" ], [ "INT_FEEDTHRU_1_NW4END3", "INT_FEEDTHRU_2_NW4END3" ], [ "INT_FEEDTHRU_1_SE2A0", "INT_FEEDTHRU_2_SE2A0" ], [ "INT_FEEDTHRU_1_SE2A1", "INT_FEEDTHRU_2_SE2A1" ], [ "INT_FEEDTHRU_1_SE2A2", "INT_FEEDTHRU_2_SE2A2" ], [ "INT_FEEDTHRU_1_SE2A3", "INT_FEEDTHRU_2_SE2A3" ], [ "INT_FEEDTHRU_1_SE4BEG0", "INT_FEEDTHRU_2_SE4BEG0" ], [ "INT_FEEDTHRU_1_SE4BEG1", "INT_FEEDTHRU_2_SE4BEG1" ], [ "INT_FEEDTHRU_1_SE4BEG2", "INT_FEEDTHRU_2_SE4BEG2" ], [ "INT_FEEDTHRU_1_SE4BEG3", "INT_FEEDTHRU_2_SE4BEG3" ], [ "INT_FEEDTHRU_1_SE4C0", "INT_FEEDTHRU_2_SE4C0" ], [ "INT_FEEDTHRU_1_SE4C1", "INT_FEEDTHRU_2_SE4C1" ], [ "INT_FEEDTHRU_1_SE4C2", "INT_FEEDTHRU_2_SE4C2" ], [ "INT_FEEDTHRU_1_SE4C3", "INT_FEEDTHRU_2_SE4C3" ], [ "INT_FEEDTHRU_1_SW2A0", "INT_FEEDTHRU_2_SW2A0" ], [ "INT_FEEDTHRU_1_SW2A1", "INT_FEEDTHRU_2_SW2A1" ], [ "INT_FEEDTHRU_1_SW2A2", "INT_FEEDTHRU_2_SW2A2" ], [ "INT_FEEDTHRU_1_SW2A3", "INT_FEEDTHRU_2_SW2A3" ], [ "INT_FEEDTHRU_1_SW4A0", "INT_FEEDTHRU_2_SW4A0" ], [ "INT_FEEDTHRU_1_SW4A1", "INT_FEEDTHRU_2_SW4A1" ], [ "INT_FEEDTHRU_1_SW4A2", "INT_FEEDTHRU_2_SW4A2" ], [ "INT_FEEDTHRU_1_SW4A3", "INT_FEEDTHRU_2_SW4A3" ], [ "INT_FEEDTHRU_1_SW4END0", "INT_FEEDTHRU_2_SW4END0" ], [ "INT_FEEDTHRU_1_SW4END1", "INT_FEEDTHRU_2_SW4END1" ], [ "INT_FEEDTHRU_1_SW4END2", "INT_FEEDTHRU_2_SW4END2" ], [ "INT_FEEDTHRU_1_SW4END3", "INT_FEEDTHRU_2_SW4END3" ], [ "INT_FEEDTHRU_1_WL1END0", "INT_FEEDTHRU_2_WL1END0" ], [ "INT_FEEDTHRU_1_WL1END1", "INT_FEEDTHRU_2_WL1END1" ], [ "INT_FEEDTHRU_1_WL1END2", "INT_FEEDTHRU_2_WL1END2" ], [ "INT_FEEDTHRU_1_WL1END3", "INT_FEEDTHRU_2_WL1END3" ], [ "INT_FEEDTHRU_1_WR1END0", "INT_FEEDTHRU_2_WR1END0" ], [ "INT_FEEDTHRU_1_WR1END1", "INT_FEEDTHRU_2_WR1END1" ], [ "INT_FEEDTHRU_1_WR1END2", "INT_FEEDTHRU_2_WR1END2" ], [ "INT_FEEDTHRU_1_WR1END3", "INT_FEEDTHRU_2_WR1END3" ], [ "INT_FEEDTHRU_1_WW2A0", "INT_FEEDTHRU_2_WW2A0" ], [ "INT_FEEDTHRU_1_WW2A1", "INT_FEEDTHRU_2_WW2A1" ], [ "INT_FEEDTHRU_1_WW2A2", "INT_FEEDTHRU_2_WW2A2" ], [ "INT_FEEDTHRU_1_WW2A3", "INT_FEEDTHRU_2_WW2A3" ], [ "INT_FEEDTHRU_1_WW2END0", "INT_FEEDTHRU_2_WW2END0" ], [ "INT_FEEDTHRU_1_WW2END1", "INT_FEEDTHRU_2_WW2END1" ], [ "INT_FEEDTHRU_1_WW2END2", "INT_FEEDTHRU_2_WW2END2" ], [ "INT_FEEDTHRU_1_WW2END3", "INT_FEEDTHRU_2_WW2END3" ], [ "INT_FEEDTHRU_1_WW4A0", "INT_FEEDTHRU_2_WW4A0" ], [ "INT_FEEDTHRU_1_WW4A1", "INT_FEEDTHRU_2_WW4A1" ], [ "INT_FEEDTHRU_1_WW4A2", "INT_FEEDTHRU_2_WW4A2" ], [ "INT_FEEDTHRU_1_WW4A3", "INT_FEEDTHRU_2_WW4A3" ], [ "INT_FEEDTHRU_1_WW4B0", "INT_FEEDTHRU_2_WW4B0" ], [ "INT_FEEDTHRU_1_WW4B1", "INT_FEEDTHRU_2_WW4B1" ], [ "INT_FEEDTHRU_1_WW4B2", "INT_FEEDTHRU_2_WW4B2" ], [ "INT_FEEDTHRU_1_WW4B3", "INT_FEEDTHRU_2_WW4B3" ], [ "INT_FEEDTHRU_1_WW4C0", "INT_FEEDTHRU_2_WW4C0" ], [ "INT_FEEDTHRU_1_WW4C1", "INT_FEEDTHRU_2_WW4C1" ], [ "INT_FEEDTHRU_1_WW4C2", "INT_FEEDTHRU_2_WW4C2" ], [ "INT_FEEDTHRU_1_WW4C3", "INT_FEEDTHRU_2_WW4C3" ], [ "INT_FEEDTHRU_1_WW4END0", "INT_FEEDTHRU_2_WW4END0" ], [ "INT_FEEDTHRU_1_WW4END1", "INT_FEEDTHRU_2_WW4END1" ], [ "INT_FEEDTHRU_1_WW4END2", "INT_FEEDTHRU_2_WW4END2" ], [ "INT_FEEDTHRU_1_WW4END3", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "INT_FEEDTHRU_1", "VBRK" ], "wire_pairs": [ [ "INT_FEEDTHRU_1_EE2A0", "VBRK_EE2A0" ], [ "INT_FEEDTHRU_1_EE2A1", "VBRK_EE2A1" ], [ "INT_FEEDTHRU_1_EE2A2", "VBRK_EE2A2" ], [ "INT_FEEDTHRU_1_EE2A3", "VBRK_EE2A3" ], [ "INT_FEEDTHRU_1_EE2BEG0", "VBRK_EE2BEG0" ], [ "INT_FEEDTHRU_1_EE2BEG1", "VBRK_EE2BEG1" ], [ "INT_FEEDTHRU_1_EE2BEG2", "VBRK_EE2BEG2" ], [ "INT_FEEDTHRU_1_EE2BEG3", "VBRK_EE2BEG3" ], [ "INT_FEEDTHRU_1_EE4A0", "VBRK_EE4A0" ], [ "INT_FEEDTHRU_1_EE4A1", "VBRK_EE4A1" ], [ "INT_FEEDTHRU_1_EE4A2", "VBRK_EE4A2" ], [ "INT_FEEDTHRU_1_EE4A3", "VBRK_EE4A3" ], [ "INT_FEEDTHRU_1_EE4B0", "VBRK_EE4B0" ], [ "INT_FEEDTHRU_1_EE4B1", "VBRK_EE4B1" ], [ "INT_FEEDTHRU_1_EE4B2", "VBRK_EE4B2" ], [ "INT_FEEDTHRU_1_EE4B3", "VBRK_EE4B3" ], [ "INT_FEEDTHRU_1_EE4BEG0", "VBRK_EE4BEG0" ], [ "INT_FEEDTHRU_1_EE4BEG1", "VBRK_EE4BEG1" ], [ "INT_FEEDTHRU_1_EE4BEG2", "VBRK_EE4BEG2" ], [ "INT_FEEDTHRU_1_EE4BEG3", "VBRK_EE4BEG3" ], [ "INT_FEEDTHRU_1_EE4C0", "VBRK_EE4C0" ], [ "INT_FEEDTHRU_1_EE4C1", "VBRK_EE4C1" ], [ "INT_FEEDTHRU_1_EE4C2", "VBRK_EE4C2" ], [ "INT_FEEDTHRU_1_EE4C3", "VBRK_EE4C3" ], [ "INT_FEEDTHRU_1_EL1BEG0", "VBRK_EL1BEG0" ], [ "INT_FEEDTHRU_1_EL1BEG1", "VBRK_EL1BEG1" ], [ "INT_FEEDTHRU_1_EL1BEG2", "VBRK_EL1BEG2" ], [ "INT_FEEDTHRU_1_EL1BEG3", "VBRK_EL1BEG3" ], [ "INT_FEEDTHRU_1_ER1BEG0", "VBRK_ER1BEG0" ], [ "INT_FEEDTHRU_1_ER1BEG1", "VBRK_ER1BEG1" ], [ "INT_FEEDTHRU_1_ER1BEG2", "VBRK_ER1BEG2" ], [ "INT_FEEDTHRU_1_ER1BEG3", "VBRK_ER1BEG3" ], [ "INT_FEEDTHRU_1_LH1", "VBRK_LH1" ], [ "INT_FEEDTHRU_1_LH2", "VBRK_LH2" ], [ "INT_FEEDTHRU_1_LH3", "VBRK_LH3" ], [ "INT_FEEDTHRU_1_LH4", "VBRK_LH4" ], [ "INT_FEEDTHRU_1_LH5", "VBRK_LH5" ], [ "INT_FEEDTHRU_1_LH6", "VBRK_LH6" ], [ "INT_FEEDTHRU_1_LH7", "VBRK_LH7" ], [ "INT_FEEDTHRU_1_LH8", "VBRK_LH8" ], [ "INT_FEEDTHRU_1_LH9", "VBRK_LH9" ], [ "INT_FEEDTHRU_1_LH10", "VBRK_LH10" ], [ "INT_FEEDTHRU_1_LH11", "VBRK_LH11" ], [ "INT_FEEDTHRU_1_LH12", "VBRK_LH12" ], [ "INT_FEEDTHRU_1_MONITOR_N", "VBRK_MONITOR_N" ], [ "INT_FEEDTHRU_1_MONITOR_P", "VBRK_MONITOR_P" ], [ "INT_FEEDTHRU_1_NE2A0", "VBRK_NE2A0" ], [ "INT_FEEDTHRU_1_NE2A1", "VBRK_NE2A1" ], [ "INT_FEEDTHRU_1_NE2A2", "VBRK_NE2A2" ], [ "INT_FEEDTHRU_1_NE2A3", "VBRK_NE2A3" ], [ "INT_FEEDTHRU_1_NE4BEG0", "VBRK_NE4BEG0" ], [ "INT_FEEDTHRU_1_NE4BEG1", "VBRK_NE4BEG1" ], [ "INT_FEEDTHRU_1_NE4BEG2", "VBRK_NE4BEG2" ], [ "INT_FEEDTHRU_1_NE4BEG3", "VBRK_NE4BEG3" ], [ "INT_FEEDTHRU_1_NE4C0", "VBRK_NE4C0" ], [ "INT_FEEDTHRU_1_NE4C1", "VBRK_NE4C1" ], [ "INT_FEEDTHRU_1_NE4C2", "VBRK_NE4C2" ], [ "INT_FEEDTHRU_1_NE4C3", "VBRK_NE4C3" ], [ "INT_FEEDTHRU_1_NW2A0", "VBRK_NW2A0" ], [ "INT_FEEDTHRU_1_NW2A1", "VBRK_NW2A1" ], [ "INT_FEEDTHRU_1_NW2A2", "VBRK_NW2A2" ], [ "INT_FEEDTHRU_1_NW2A3", "VBRK_NW2A3" ], [ "INT_FEEDTHRU_1_NW4A0", "VBRK_NW4A0" ], [ "INT_FEEDTHRU_1_NW4A1", "VBRK_NW4A1" ], [ "INT_FEEDTHRU_1_NW4A2", "VBRK_NW4A2" ], [ "INT_FEEDTHRU_1_NW4A3", "VBRK_NW4A3" ], [ "INT_FEEDTHRU_1_NW4END0", "VBRK_NW4END0" ], [ "INT_FEEDTHRU_1_NW4END1", "VBRK_NW4END1" ], [ "INT_FEEDTHRU_1_NW4END2", "VBRK_NW4END2" ], [ "INT_FEEDTHRU_1_NW4END3", "VBRK_NW4END3" ], [ "INT_FEEDTHRU_1_SE2A0", "VBRK_SE2A0" ], [ "INT_FEEDTHRU_1_SE2A1", "VBRK_SE2A1" ], [ "INT_FEEDTHRU_1_SE2A2", "VBRK_SE2A2" ], [ "INT_FEEDTHRU_1_SE2A3", "VBRK_SE2A3" ], [ "INT_FEEDTHRU_1_SE4BEG0", "VBRK_SE4BEG0" ], [ "INT_FEEDTHRU_1_SE4BEG1", "VBRK_SE4BEG1" ], [ "INT_FEEDTHRU_1_SE4BEG2", "VBRK_SE4BEG2" ], [ "INT_FEEDTHRU_1_SE4BEG3", "VBRK_SE4BEG3" ], [ "INT_FEEDTHRU_1_SE4C0", "VBRK_SE4C0" ], [ "INT_FEEDTHRU_1_SE4C1", "VBRK_SE4C1" ], [ "INT_FEEDTHRU_1_SE4C2", "VBRK_SE4C2" ], [ "INT_FEEDTHRU_1_SE4C3", "VBRK_SE4C3" ], [ "INT_FEEDTHRU_1_SW2A0", "VBRK_SW2A0" ], [ "INT_FEEDTHRU_1_SW2A1", "VBRK_SW2A1" ], [ "INT_FEEDTHRU_1_SW2A2", "VBRK_SW2A2" ], [ "INT_FEEDTHRU_1_SW2A3", "VBRK_SW2A3" ], [ "INT_FEEDTHRU_1_SW4A0", "VBRK_SW4A0" ], [ "INT_FEEDTHRU_1_SW4A1", "VBRK_SW4A1" ], [ "INT_FEEDTHRU_1_SW4A2", "VBRK_SW4A2" ], [ "INT_FEEDTHRU_1_SW4A3", "VBRK_SW4A3" ], [ "INT_FEEDTHRU_1_SW4END0", "VBRK_SW4END0" ], [ "INT_FEEDTHRU_1_SW4END1", "VBRK_SW4END1" ], [ "INT_FEEDTHRU_1_SW4END2", "VBRK_SW4END2" ], [ "INT_FEEDTHRU_1_SW4END3", "VBRK_SW4END3" ], [ "INT_FEEDTHRU_1_WL1END0", "VBRK_WL1END0" ], [ "INT_FEEDTHRU_1_WL1END1", "VBRK_WL1END1" ], [ "INT_FEEDTHRU_1_WL1END2", "VBRK_WL1END2" ], [ "INT_FEEDTHRU_1_WL1END3", "VBRK_WL1END3" ], [ "INT_FEEDTHRU_1_WR1END0", "VBRK_WR1END0" ], [ "INT_FEEDTHRU_1_WR1END1", "VBRK_WR1END1" ], [ "INT_FEEDTHRU_1_WR1END2", "VBRK_WR1END2" ], [ "INT_FEEDTHRU_1_WR1END3", "VBRK_WR1END3" ], [ "INT_FEEDTHRU_1_WW2A0", "VBRK_WW2A0" ], [ "INT_FEEDTHRU_1_WW2A1", "VBRK_WW2A1" ], [ "INT_FEEDTHRU_1_WW2A2", "VBRK_WW2A2" ], [ "INT_FEEDTHRU_1_WW2A3", "VBRK_WW2A3" ], [ "INT_FEEDTHRU_1_WW2END0", "VBRK_WW2END0" ], [ "INT_FEEDTHRU_1_WW2END1", "VBRK_WW2END1" ], [ "INT_FEEDTHRU_1_WW2END2", "VBRK_WW2END2" ], [ "INT_FEEDTHRU_1_WW2END3", "VBRK_WW2END3" ], [ "INT_FEEDTHRU_1_WW4A0", "VBRK_WW4A0" ], [ "INT_FEEDTHRU_1_WW4A1", "VBRK_WW4A1" ], [ "INT_FEEDTHRU_1_WW4A2", "VBRK_WW4A2" ], [ "INT_FEEDTHRU_1_WW4A3", "VBRK_WW4A3" ], [ "INT_FEEDTHRU_1_WW4B0", "VBRK_WW4B0" ], [ "INT_FEEDTHRU_1_WW4B1", "VBRK_WW4B1" ], [ "INT_FEEDTHRU_1_WW4B2", "VBRK_WW4B2" ], [ "INT_FEEDTHRU_1_WW4B3", "VBRK_WW4B3" ], [ "INT_FEEDTHRU_1_WW4C0", "VBRK_WW4C0" ], [ "INT_FEEDTHRU_1_WW4C1", "VBRK_WW4C1" ], [ "INT_FEEDTHRU_1_WW4C2", "VBRK_WW4C2" ], [ "INT_FEEDTHRU_1_WW4C3", "VBRK_WW4C3" ], [ "INT_FEEDTHRU_1_WW4END0", "VBRK_WW4END0" ], [ "INT_FEEDTHRU_1_WW4END1", "VBRK_WW4END1" ], [ "INT_FEEDTHRU_1_WW4END2", "VBRK_WW4END2" ], [ "INT_FEEDTHRU_1_WW4END3", "VBRK_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_1", "VFRAME" ], "wire_pairs": [ [ "INT_FEEDTHRU_1_EE2A0", "VFRAME_EE2A0" ], [ "INT_FEEDTHRU_1_EE2A1", "VFRAME_EE2A1" ], [ "INT_FEEDTHRU_1_EE2A2", "VFRAME_EE2A2" ], [ "INT_FEEDTHRU_1_EE2A3", "VFRAME_EE2A3" ], [ "INT_FEEDTHRU_1_EE2BEG0", "VFRAME_EE2BEG0" ], [ "INT_FEEDTHRU_1_EE2BEG1", "VFRAME_EE2BEG1" ], [ "INT_FEEDTHRU_1_EE2BEG2", "VFRAME_EE2BEG2" ], [ "INT_FEEDTHRU_1_EE2BEG3", "VFRAME_EE2BEG3" ], [ "INT_FEEDTHRU_1_EE4A0", "VFRAME_EE4A0" ], [ "INT_FEEDTHRU_1_EE4A1", "VFRAME_EE4A1" ], [ "INT_FEEDTHRU_1_EE4A2", "VFRAME_EE4A2" ], [ "INT_FEEDTHRU_1_EE4A3", "VFRAME_EE4A3" ], [ "INT_FEEDTHRU_1_EE4B0", "VFRAME_EE4B0" ], [ "INT_FEEDTHRU_1_EE4B1", "VFRAME_EE4B1" ], [ "INT_FEEDTHRU_1_EE4B2", "VFRAME_EE4B2" ], [ "INT_FEEDTHRU_1_EE4B3", "VFRAME_EE4B3" ], [ "INT_FEEDTHRU_1_EE4BEG0", "VFRAME_EE4BEG0" ], [ "INT_FEEDTHRU_1_EE4BEG1", "VFRAME_EE4BEG1" ], [ "INT_FEEDTHRU_1_EE4BEG2", "VFRAME_EE4BEG2" ], [ "INT_FEEDTHRU_1_EE4BEG3", "VFRAME_EE4BEG3" ], [ "INT_FEEDTHRU_1_EE4C0", "VFRAME_EE4C0" ], [ "INT_FEEDTHRU_1_EE4C1", "VFRAME_EE4C1" ], [ "INT_FEEDTHRU_1_EE4C2", "VFRAME_EE4C2" ], [ "INT_FEEDTHRU_1_EE4C3", "VFRAME_EE4C3" ], [ "INT_FEEDTHRU_1_EL1BEG0", "VFRAME_EL1BEG0" ], [ "INT_FEEDTHRU_1_EL1BEG1", "VFRAME_EL1BEG1" ], [ "INT_FEEDTHRU_1_EL1BEG2", "VFRAME_EL1BEG2" ], [ "INT_FEEDTHRU_1_EL1BEG3", "VFRAME_EL1BEG3" ], [ "INT_FEEDTHRU_1_ER1BEG0", "VFRAME_ER1BEG0" ], [ "INT_FEEDTHRU_1_ER1BEG1", "VFRAME_ER1BEG1" ], [ "INT_FEEDTHRU_1_ER1BEG2", "VFRAME_ER1BEG2" ], [ "INT_FEEDTHRU_1_ER1BEG3", "VFRAME_ER1BEG3" ], [ "INT_FEEDTHRU_1_LH1", "VFRAME_LH1" ], [ "INT_FEEDTHRU_1_LH2", "VFRAME_LH2" ], [ "INT_FEEDTHRU_1_LH3", "VFRAME_LH3" ], [ "INT_FEEDTHRU_1_LH4", "VFRAME_LH4" ], [ "INT_FEEDTHRU_1_LH5", "VFRAME_LH5" ], [ "INT_FEEDTHRU_1_LH6", "VFRAME_LH6" ], [ "INT_FEEDTHRU_1_LH7", "VFRAME_LH7" ], [ "INT_FEEDTHRU_1_LH8", "VFRAME_LH8" ], [ "INT_FEEDTHRU_1_LH9", "VFRAME_LH9" ], [ "INT_FEEDTHRU_1_LH10", "VFRAME_LH10" ], [ "INT_FEEDTHRU_1_LH11", "VFRAME_LH11" ], [ "INT_FEEDTHRU_1_LH12", "VFRAME_LH12" ], [ "INT_FEEDTHRU_1_MONITOR_N", "VFRAME_MONITOR_N" ], [ "INT_FEEDTHRU_1_MONITOR_P", "VFRAME_MONITOR_P" ], [ "INT_FEEDTHRU_1_NE2A0", "VFRAME_NE2A0" ], [ "INT_FEEDTHRU_1_NE2A1", "VFRAME_NE2A1" ], [ "INT_FEEDTHRU_1_NE2A2", "VFRAME_NE2A2" ], [ "INT_FEEDTHRU_1_NE2A3", "VFRAME_NE2A3" ], [ "INT_FEEDTHRU_1_NE4BEG0", "VFRAME_NE4BEG0" ], [ "INT_FEEDTHRU_1_NE4BEG1", "VFRAME_NE4BEG1" ], [ "INT_FEEDTHRU_1_NE4BEG2", "VFRAME_NE4BEG2" ], [ "INT_FEEDTHRU_1_NE4BEG3", "VFRAME_NE4BEG3" ], [ "INT_FEEDTHRU_1_NE4C0", "VFRAME_NE4C0" ], [ "INT_FEEDTHRU_1_NE4C1", "VFRAME_NE4C1" ], [ "INT_FEEDTHRU_1_NE4C2", "VFRAME_NE4C2" ], [ "INT_FEEDTHRU_1_NE4C3", "VFRAME_NE4C3" ], [ "INT_FEEDTHRU_1_NW2A0", "VFRAME_NW2A0" ], [ "INT_FEEDTHRU_1_NW2A1", "VFRAME_NW2A1" ], [ "INT_FEEDTHRU_1_NW2A2", "VFRAME_NW2A2" ], [ "INT_FEEDTHRU_1_NW2A3", "VFRAME_NW2A3" ], [ "INT_FEEDTHRU_1_NW4A0", "VFRAME_NW4A0" ], [ "INT_FEEDTHRU_1_NW4A1", "VFRAME_NW4A1" ], [ "INT_FEEDTHRU_1_NW4A2", "VFRAME_NW4A2" ], [ "INT_FEEDTHRU_1_NW4A3", "VFRAME_NW4A3" ], [ "INT_FEEDTHRU_1_NW4END0", "VFRAME_NW4END0" ], [ "INT_FEEDTHRU_1_NW4END1", "VFRAME_NW4END1" ], [ "INT_FEEDTHRU_1_NW4END2", "VFRAME_NW4END2" ], [ "INT_FEEDTHRU_1_NW4END3", "VFRAME_NW4END3" ], [ "INT_FEEDTHRU_1_SE2A0", "VFRAME_SE2A0" ], [ "INT_FEEDTHRU_1_SE2A1", "VFRAME_SE2A1" ], [ "INT_FEEDTHRU_1_SE2A2", "VFRAME_SE2A2" ], [ "INT_FEEDTHRU_1_SE2A3", "VFRAME_SE2A3" ], [ "INT_FEEDTHRU_1_SE4BEG0", "VFRAME_SE4BEG0" ], [ "INT_FEEDTHRU_1_SE4BEG1", "VFRAME_SE4BEG1" ], [ "INT_FEEDTHRU_1_SE4BEG2", "VFRAME_SE4BEG2" ], [ "INT_FEEDTHRU_1_SE4BEG3", "VFRAME_SE4BEG3" ], [ "INT_FEEDTHRU_1_SE4C0", "VFRAME_SE4C0" ], [ "INT_FEEDTHRU_1_SE4C1", "VFRAME_SE4C1" ], [ "INT_FEEDTHRU_1_SE4C2", "VFRAME_SE4C2" ], [ "INT_FEEDTHRU_1_SE4C3", "VFRAME_SE4C3" ], [ "INT_FEEDTHRU_1_SW2A0", "VFRAME_SW2A0" ], [ "INT_FEEDTHRU_1_SW2A1", "VFRAME_SW2A1" ], [ "INT_FEEDTHRU_1_SW2A2", "VFRAME_SW2A2" ], [ "INT_FEEDTHRU_1_SW2A3", "VFRAME_SW2A3" ], [ "INT_FEEDTHRU_1_SW4A0", "VFRAME_SW4A0" ], [ "INT_FEEDTHRU_1_SW4A1", "VFRAME_SW4A1" ], [ "INT_FEEDTHRU_1_SW4A2", "VFRAME_SW4A2" ], [ "INT_FEEDTHRU_1_SW4A3", "VFRAME_SW4A3" ], [ "INT_FEEDTHRU_1_SW4END0", "VFRAME_SW4END0" ], [ "INT_FEEDTHRU_1_SW4END1", "VFRAME_SW4END1" ], [ "INT_FEEDTHRU_1_SW4END2", "VFRAME_SW4END2" ], [ "INT_FEEDTHRU_1_SW4END3", "VFRAME_SW4END3" ], [ "INT_FEEDTHRU_1_WL1END0", "VFRAME_WL1END0" ], [ "INT_FEEDTHRU_1_WL1END1", "VFRAME_WL1END1" ], [ "INT_FEEDTHRU_1_WL1END2", "VFRAME_WL1END2" ], [ "INT_FEEDTHRU_1_WL1END3", "VFRAME_WL1END3" ], [ "INT_FEEDTHRU_1_WR1END0", "VFRAME_WR1END0" ], [ "INT_FEEDTHRU_1_WR1END1", "VFRAME_WR1END1" ], [ "INT_FEEDTHRU_1_WR1END2", "VFRAME_WR1END2" ], [ "INT_FEEDTHRU_1_WR1END3", "VFRAME_WR1END3" ], [ "INT_FEEDTHRU_1_WW2A0", "VFRAME_WW2A0" ], [ "INT_FEEDTHRU_1_WW2A1", "VFRAME_WW2A1" ], [ "INT_FEEDTHRU_1_WW2A2", "VFRAME_WW2A2" ], [ "INT_FEEDTHRU_1_WW2A3", "VFRAME_WW2A3" ], [ "INT_FEEDTHRU_1_WW2END0", "VFRAME_WW2END0" ], [ "INT_FEEDTHRU_1_WW2END1", "VFRAME_WW2END1" ], [ "INT_FEEDTHRU_1_WW2END2", "VFRAME_WW2END2" ], [ "INT_FEEDTHRU_1_WW2END3", "VFRAME_WW2END3" ], [ "INT_FEEDTHRU_1_WW4A0", "VFRAME_WW4A0" ], [ "INT_FEEDTHRU_1_WW4A1", "VFRAME_WW4A1" ], [ "INT_FEEDTHRU_1_WW4A2", "VFRAME_WW4A2" ], [ "INT_FEEDTHRU_1_WW4A3", "VFRAME_WW4A3" ], [ "INT_FEEDTHRU_1_WW4B0", "VFRAME_WW4B0" ], [ "INT_FEEDTHRU_1_WW4B1", "VFRAME_WW4B1" ], [ "INT_FEEDTHRU_1_WW4B2", "VFRAME_WW4B2" ], [ "INT_FEEDTHRU_1_WW4B3", "VFRAME_WW4B3" ], [ "INT_FEEDTHRU_1_WW4C0", "VFRAME_WW4C0" ], [ "INT_FEEDTHRU_1_WW4C1", "VFRAME_WW4C1" ], [ "INT_FEEDTHRU_1_WW4C2", "VFRAME_WW4C2" ], [ "INT_FEEDTHRU_1_WW4C3", "VFRAME_WW4C3" ], [ "INT_FEEDTHRU_1_WW4END0", "VFRAME_WW4END0" ], [ "INT_FEEDTHRU_1_WW4END1", "VFRAME_WW4END1" ], [ "INT_FEEDTHRU_1_WW4END2", "VFRAME_WW4END2" ], [ "INT_FEEDTHRU_1_WW4END3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_2", "INT_FEEDTHRU_2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "INT_FEEDTHRU_2_EE2A0" ], [ "INT_FEEDTHRU_2_EE2A1", "INT_FEEDTHRU_2_EE2A1" ], [ "INT_FEEDTHRU_2_EE2A2", "INT_FEEDTHRU_2_EE2A2" ], [ "INT_FEEDTHRU_2_EE2A3", "INT_FEEDTHRU_2_EE2A3" ], [ "INT_FEEDTHRU_2_EE2BEG0", "INT_FEEDTHRU_2_EE2BEG0" ], [ "INT_FEEDTHRU_2_EE2BEG1", "INT_FEEDTHRU_2_EE2BEG1" ], [ "INT_FEEDTHRU_2_EE2BEG2", "INT_FEEDTHRU_2_EE2BEG2" ], [ "INT_FEEDTHRU_2_EE2BEG3", "INT_FEEDTHRU_2_EE2BEG3" ], [ "INT_FEEDTHRU_2_EE4A0", "INT_FEEDTHRU_2_EE4A0" ], [ "INT_FEEDTHRU_2_EE4A1", "INT_FEEDTHRU_2_EE4A1" ], [ "INT_FEEDTHRU_2_EE4A2", "INT_FEEDTHRU_2_EE4A2" ], [ "INT_FEEDTHRU_2_EE4A3", "INT_FEEDTHRU_2_EE4A3" ], [ "INT_FEEDTHRU_2_EE4B0", "INT_FEEDTHRU_2_EE4B0" ], [ "INT_FEEDTHRU_2_EE4B1", "INT_FEEDTHRU_2_EE4B1" ], [ "INT_FEEDTHRU_2_EE4B2", "INT_FEEDTHRU_2_EE4B2" ], [ "INT_FEEDTHRU_2_EE4B3", "INT_FEEDTHRU_2_EE4B3" ], [ "INT_FEEDTHRU_2_EE4BEG0", "INT_FEEDTHRU_2_EE4BEG0" ], [ "INT_FEEDTHRU_2_EE4BEG1", "INT_FEEDTHRU_2_EE4BEG1" ], [ "INT_FEEDTHRU_2_EE4BEG2", "INT_FEEDTHRU_2_EE4BEG2" ], [ "INT_FEEDTHRU_2_EE4BEG3", "INT_FEEDTHRU_2_EE4BEG3" ], [ "INT_FEEDTHRU_2_EE4C0", "INT_FEEDTHRU_2_EE4C0" ], [ "INT_FEEDTHRU_2_EE4C1", "INT_FEEDTHRU_2_EE4C1" ], [ "INT_FEEDTHRU_2_EE4C2", "INT_FEEDTHRU_2_EE4C2" ], [ "INT_FEEDTHRU_2_EE4C3", "INT_FEEDTHRU_2_EE4C3" ], [ "INT_FEEDTHRU_2_EL1BEG0", "INT_FEEDTHRU_2_EL1BEG0" ], [ "INT_FEEDTHRU_2_EL1BEG1", "INT_FEEDTHRU_2_EL1BEG1" ], [ "INT_FEEDTHRU_2_EL1BEG2", "INT_FEEDTHRU_2_EL1BEG2" ], [ "INT_FEEDTHRU_2_EL1BEG3", "INT_FEEDTHRU_2_EL1BEG3" ], [ "INT_FEEDTHRU_2_ER1BEG0", "INT_FEEDTHRU_2_ER1BEG0" ], [ "INT_FEEDTHRU_2_ER1BEG1", "INT_FEEDTHRU_2_ER1BEG1" ], [ "INT_FEEDTHRU_2_ER1BEG2", "INT_FEEDTHRU_2_ER1BEG2" ], [ "INT_FEEDTHRU_2_ER1BEG3", "INT_FEEDTHRU_2_ER1BEG3" ], [ "INT_FEEDTHRU_2_LH1", "INT_FEEDTHRU_2_LH1" ], [ "INT_FEEDTHRU_2_LH2", "INT_FEEDTHRU_2_LH2" ], [ "INT_FEEDTHRU_2_LH3", "INT_FEEDTHRU_2_LH3" ], [ "INT_FEEDTHRU_2_LH4", "INT_FEEDTHRU_2_LH4" ], [ "INT_FEEDTHRU_2_LH5", "INT_FEEDTHRU_2_LH5" ], [ "INT_FEEDTHRU_2_LH6", "INT_FEEDTHRU_2_LH6" ], [ "INT_FEEDTHRU_2_LH7", "INT_FEEDTHRU_2_LH7" ], [ "INT_FEEDTHRU_2_LH8", "INT_FEEDTHRU_2_LH8" ], [ "INT_FEEDTHRU_2_LH9", "INT_FEEDTHRU_2_LH9" ], [ "INT_FEEDTHRU_2_LH10", "INT_FEEDTHRU_2_LH10" ], [ "INT_FEEDTHRU_2_LH11", "INT_FEEDTHRU_2_LH11" ], [ "INT_FEEDTHRU_2_LH12", "INT_FEEDTHRU_2_LH12" ], [ "INT_FEEDTHRU_2_MONITOR_N", "INT_FEEDTHRU_2_MONITOR_N" ], [ "INT_FEEDTHRU_2_MONITOR_P", "INT_FEEDTHRU_2_MONITOR_P" ], [ "INT_FEEDTHRU_2_NE2A0", "INT_FEEDTHRU_2_NE2A0" ], [ "INT_FEEDTHRU_2_NE2A1", "INT_FEEDTHRU_2_NE2A1" ], [ "INT_FEEDTHRU_2_NE2A2", "INT_FEEDTHRU_2_NE2A2" ], [ "INT_FEEDTHRU_2_NE2A3", "INT_FEEDTHRU_2_NE2A3" ], [ "INT_FEEDTHRU_2_NE4BEG0", "INT_FEEDTHRU_2_NE4BEG0" ], [ "INT_FEEDTHRU_2_NE4BEG1", "INT_FEEDTHRU_2_NE4BEG1" ], [ "INT_FEEDTHRU_2_NE4BEG2", "INT_FEEDTHRU_2_NE4BEG2" ], [ "INT_FEEDTHRU_2_NE4BEG3", "INT_FEEDTHRU_2_NE4BEG3" ], [ "INT_FEEDTHRU_2_NE4C0", "INT_FEEDTHRU_2_NE4C0" ], [ "INT_FEEDTHRU_2_NE4C1", "INT_FEEDTHRU_2_NE4C1" ], [ "INT_FEEDTHRU_2_NE4C2", "INT_FEEDTHRU_2_NE4C2" ], [ "INT_FEEDTHRU_2_NE4C3", "INT_FEEDTHRU_2_NE4C3" ], [ "INT_FEEDTHRU_2_NW2A0", "INT_FEEDTHRU_2_NW2A0" ], [ "INT_FEEDTHRU_2_NW2A1", "INT_FEEDTHRU_2_NW2A1" ], [ "INT_FEEDTHRU_2_NW2A2", "INT_FEEDTHRU_2_NW2A2" ], [ "INT_FEEDTHRU_2_NW2A3", "INT_FEEDTHRU_2_NW2A3" ], [ "INT_FEEDTHRU_2_NW4A0", "INT_FEEDTHRU_2_NW4A0" ], [ "INT_FEEDTHRU_2_NW4A1", "INT_FEEDTHRU_2_NW4A1" ], [ "INT_FEEDTHRU_2_NW4A2", "INT_FEEDTHRU_2_NW4A2" ], [ "INT_FEEDTHRU_2_NW4A3", "INT_FEEDTHRU_2_NW4A3" ], [ "INT_FEEDTHRU_2_NW4END0", "INT_FEEDTHRU_2_NW4END0" ], [ "INT_FEEDTHRU_2_NW4END1", "INT_FEEDTHRU_2_NW4END1" ], [ "INT_FEEDTHRU_2_NW4END2", "INT_FEEDTHRU_2_NW4END2" ], [ "INT_FEEDTHRU_2_NW4END3", "INT_FEEDTHRU_2_NW4END3" ], [ "INT_FEEDTHRU_2_SE2A0", "INT_FEEDTHRU_2_SE2A0" ], [ "INT_FEEDTHRU_2_SE2A1", "INT_FEEDTHRU_2_SE2A1" ], [ "INT_FEEDTHRU_2_SE2A2", "INT_FEEDTHRU_2_SE2A2" ], [ "INT_FEEDTHRU_2_SE2A3", "INT_FEEDTHRU_2_SE2A3" ], [ "INT_FEEDTHRU_2_SE4BEG0", "INT_FEEDTHRU_2_SE4BEG0" ], [ "INT_FEEDTHRU_2_SE4BEG1", "INT_FEEDTHRU_2_SE4BEG1" ], [ "INT_FEEDTHRU_2_SE4BEG2", "INT_FEEDTHRU_2_SE4BEG2" ], [ "INT_FEEDTHRU_2_SE4BEG3", "INT_FEEDTHRU_2_SE4BEG3" ], [ "INT_FEEDTHRU_2_SE4C0", "INT_FEEDTHRU_2_SE4C0" ], [ "INT_FEEDTHRU_2_SE4C1", "INT_FEEDTHRU_2_SE4C1" ], [ "INT_FEEDTHRU_2_SE4C2", "INT_FEEDTHRU_2_SE4C2" ], [ "INT_FEEDTHRU_2_SE4C3", "INT_FEEDTHRU_2_SE4C3" ], [ "INT_FEEDTHRU_2_SW2A0", "INT_FEEDTHRU_2_SW2A0" ], [ "INT_FEEDTHRU_2_SW2A1", "INT_FEEDTHRU_2_SW2A1" ], [ "INT_FEEDTHRU_2_SW2A2", "INT_FEEDTHRU_2_SW2A2" ], [ "INT_FEEDTHRU_2_SW2A3", "INT_FEEDTHRU_2_SW2A3" ], [ "INT_FEEDTHRU_2_SW4A0", "INT_FEEDTHRU_2_SW4A0" ], [ "INT_FEEDTHRU_2_SW4A1", "INT_FEEDTHRU_2_SW4A1" ], [ "INT_FEEDTHRU_2_SW4A2", "INT_FEEDTHRU_2_SW4A2" ], [ "INT_FEEDTHRU_2_SW4A3", "INT_FEEDTHRU_2_SW4A3" ], [ "INT_FEEDTHRU_2_SW4END0", "INT_FEEDTHRU_2_SW4END0" ], [ "INT_FEEDTHRU_2_SW4END1", "INT_FEEDTHRU_2_SW4END1" ], [ "INT_FEEDTHRU_2_SW4END2", "INT_FEEDTHRU_2_SW4END2" ], [ "INT_FEEDTHRU_2_SW4END3", "INT_FEEDTHRU_2_SW4END3" ], [ "INT_FEEDTHRU_2_WL1END0", "INT_FEEDTHRU_2_WL1END0" ], [ "INT_FEEDTHRU_2_WL1END1", "INT_FEEDTHRU_2_WL1END1" ], [ "INT_FEEDTHRU_2_WL1END2", "INT_FEEDTHRU_2_WL1END2" ], [ "INT_FEEDTHRU_2_WL1END3", "INT_FEEDTHRU_2_WL1END3" ], [ "INT_FEEDTHRU_2_WR1END0", "INT_FEEDTHRU_2_WR1END0" ], [ "INT_FEEDTHRU_2_WR1END1", "INT_FEEDTHRU_2_WR1END1" ], [ "INT_FEEDTHRU_2_WR1END2", "INT_FEEDTHRU_2_WR1END2" ], [ "INT_FEEDTHRU_2_WR1END3", "INT_FEEDTHRU_2_WR1END3" ], [ "INT_FEEDTHRU_2_WW2A0", "INT_FEEDTHRU_2_WW2A0" ], [ "INT_FEEDTHRU_2_WW2A1", "INT_FEEDTHRU_2_WW2A1" ], [ "INT_FEEDTHRU_2_WW2A2", "INT_FEEDTHRU_2_WW2A2" ], [ "INT_FEEDTHRU_2_WW2A3", "INT_FEEDTHRU_2_WW2A3" ], [ "INT_FEEDTHRU_2_WW2END0", "INT_FEEDTHRU_2_WW2END0" ], [ "INT_FEEDTHRU_2_WW2END1", "INT_FEEDTHRU_2_WW2END1" ], [ "INT_FEEDTHRU_2_WW2END2", "INT_FEEDTHRU_2_WW2END2" ], [ "INT_FEEDTHRU_2_WW2END3", "INT_FEEDTHRU_2_WW2END3" ], [ "INT_FEEDTHRU_2_WW4A0", "INT_FEEDTHRU_2_WW4A0" ], [ "INT_FEEDTHRU_2_WW4A1", "INT_FEEDTHRU_2_WW4A1" ], [ "INT_FEEDTHRU_2_WW4A2", "INT_FEEDTHRU_2_WW4A2" ], [ "INT_FEEDTHRU_2_WW4A3", "INT_FEEDTHRU_2_WW4A3" ], [ "INT_FEEDTHRU_2_WW4B0", "INT_FEEDTHRU_2_WW4B0" ], [ "INT_FEEDTHRU_2_WW4B1", "INT_FEEDTHRU_2_WW4B1" ], [ "INT_FEEDTHRU_2_WW4B2", "INT_FEEDTHRU_2_WW4B2" ], [ "INT_FEEDTHRU_2_WW4B3", "INT_FEEDTHRU_2_WW4B3" ], [ "INT_FEEDTHRU_2_WW4C0", "INT_FEEDTHRU_2_WW4C0" ], [ "INT_FEEDTHRU_2_WW4C1", "INT_FEEDTHRU_2_WW4C1" ], [ "INT_FEEDTHRU_2_WW4C2", "INT_FEEDTHRU_2_WW4C2" ], [ "INT_FEEDTHRU_2_WW4C3", "INT_FEEDTHRU_2_WW4C3" ], [ "INT_FEEDTHRU_2_WW4END0", "INT_FEEDTHRU_2_WW4END0" ], [ "INT_FEEDTHRU_2_WW4END1", "INT_FEEDTHRU_2_WW4END1" ], [ "INT_FEEDTHRU_2_WW4END2", "INT_FEEDTHRU_2_WW4END2" ], [ "INT_FEEDTHRU_2_WW4END3", "INT_FEEDTHRU_2_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_0" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_0" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_0" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_0" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_0" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_0" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_0" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_0" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_0" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_0" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_0" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_0" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_0" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_0" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_0" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_0" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_0" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_0" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_0" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_0" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_0" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_0" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_0" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_0" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_0" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_0" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_0" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_0" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_0" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_0" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_0" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_0" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_0" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_0" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_0" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_0" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_0" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_0" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_0" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_0" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_0" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_0" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_0" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_0" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN5_LEFT" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP5_LEFT" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_0" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_0" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_0" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_0" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_0" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_0" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_0" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_0" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_0" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_0" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_0" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_0" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_0" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_0" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_0" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_0" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_0" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_0" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_0" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_0" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_0" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_0" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_0" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_0" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_0" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_0" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_0" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_0" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_0" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_0" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_0" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_0" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_0" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_0" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_0" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_0" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_0" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_0" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_0" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_0" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_0" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_0" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_0" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_0" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_0" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_0" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_0" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_0" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_0" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_0" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_0" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_0" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_0" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_0" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_0" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_0" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_0" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_0" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_0" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_0" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_0" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_0" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_0" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_0" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_0" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_0" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_0" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_0" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_0" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_0" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_0" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_0" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_0" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_0" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_0" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_0" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_0" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_0" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_0" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_0" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_1" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_1" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_1" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_1" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_1" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_1" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_1" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_1" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_1" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_1" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_1" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_1" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_1" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_1" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_1" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_1" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_1" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_1" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_1" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_1" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_1" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_1" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_1" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_1" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_1" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_1" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_1" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_1" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_1" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_1" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_1" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_1" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_1" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_1" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_1" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_1" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_1" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_1" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_1" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_1" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_1" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_1" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_1" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_1" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_1" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_1" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_1" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_1" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_1" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_1" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_1" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_1" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_1" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_1" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_1" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_1" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_1" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_1" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_1" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_1" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_1" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_1" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_1" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_1" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_1" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_1" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_1" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_1" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_1" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_1" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_1" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_1" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_1" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_1" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_1" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_1" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_1" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_1" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_1" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_1" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_1" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_1" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_1" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_1" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_1" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_1" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_1" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_1" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_1" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_1" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_1" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_1" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_1" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_1" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_1" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_1" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_1" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_1" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_1" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_1" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_1" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_1" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_1" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_1" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_1" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_1" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_1" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_1" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_1" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_1" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_1" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_1" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_1" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_1" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_1" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_1" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_1" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_1" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_1" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_1" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_1" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_1" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_1" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_1" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_2" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_2" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_2" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_2" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_2" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_2" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_2" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_2" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_2" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_2" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_2" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_2" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_2" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_2" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_2" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_2" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_2" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_2" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_2" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_2" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_2" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_2" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_2" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_2" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_2" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_2" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_2" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_2" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_2" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_2" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_2" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_2" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_2" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_2" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_2" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_2" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_2" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_2" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_2" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_2" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_2" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_2" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_2" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_2" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN12_LEFT" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP12_LEFT" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_2" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_2" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_2" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_2" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_2" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_2" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_2" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_2" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_2" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_2" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_2" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_2" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_2" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_2" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_2" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_2" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_2" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_2" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_2" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_2" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_2" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_2" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_2" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_2" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_2" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_2" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_2" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_2" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_2" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_2" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_2" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_2" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_2" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_2" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_2" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_2" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_2" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_2" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_2" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_2" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_2" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_2" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_2" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_2" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_2" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_2" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_2" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_2" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_2" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_2" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_2" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_2" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_2" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_2" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_2" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_2" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_2" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_2" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_2" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_2" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_2" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_2" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_2" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_2" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_2" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_2" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_2" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_2" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_2" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_2" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_2" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_2" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_2" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_2" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_2" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_2" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_2" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_2" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_2" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_2" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_3" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_3" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_3" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_3" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_3" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_3" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_3" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_3" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_3" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_3" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_3" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_3" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_3" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_3" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_3" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_3" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_3" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_3" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_3" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_3" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_3" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_3" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_3" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_3" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_3" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_3" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_3" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_3" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_3" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_3" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_3" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_3" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_3" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_3" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_3" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_3" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_3" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_3" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_3" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_3" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_3" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_3" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_3" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_3" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_3" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_3" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_3" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_3" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_3" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_3" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_3" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_3" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_3" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_3" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_3" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_3" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_3" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_3" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_3" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_3" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_3" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_3" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_3" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_3" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_3" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_3" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_3" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_3" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_3" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_3" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_3" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_3" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_3" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_3" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_3" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_3" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_3" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_3" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_3" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_3" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_3" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_3" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_3" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_3" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_3" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_3" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_3" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_3" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_3" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_3" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_3" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_3" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_3" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_3" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_3" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_3" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_3" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_3" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_3" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_3" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_3" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_3" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_3" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_3" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_3" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_3" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_3" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_3" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_3" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_3" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_3" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_3" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_3" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_3" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_3" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_3" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_3" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_3" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_3" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_3" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_3" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_3" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_3" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_4" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_4" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_4" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_4" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_4" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_4" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_4" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_4" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_4" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_4" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_4" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_4" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_4" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_4" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_4" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_4" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_4" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_4" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_4" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_4" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_4" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_4" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_4" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_4" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_4" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_4" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_4" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_4" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_4" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_4" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_4" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_4" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_4" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_4" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_4" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_4" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_4" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_4" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_4" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_4" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_4" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_4" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_4" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_4" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN4_LEFT" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP4_LEFT" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_4" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_4" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_4" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_4" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_4" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_4" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_4" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_4" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_4" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_4" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_4" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_4" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_4" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_4" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_4" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_4" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_4" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_4" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_4" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_4" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_4" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_4" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_4" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_4" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_4" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_4" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_4" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_4" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_4" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_4" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_4" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_4" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_4" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_4" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_4" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_4" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_4" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_4" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_4" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_4" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_4" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_4" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_4" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_4" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_4" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_4" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_4" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_4" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_4" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_4" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_4" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_4" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_4" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_4" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_4" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_4" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_4" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_4" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_4" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_4" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_4" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_4" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_4" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_4" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_4" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_4" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_4" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_4" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_4" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_4" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_4" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_4" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_4" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_4" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_4" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_4" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_4" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_4" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_4" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_4" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_5" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_5" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_5" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_5" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_5" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_5" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_5" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_5" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_5" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_5" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_5" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_5" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_5" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_5" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_5" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_5" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_5" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_5" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_5" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_5" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_5" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_5" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_5" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_5" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_5" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_5" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_5" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_5" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_5" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_5" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_5" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_5" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_5" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_5" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_5" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_5" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_5" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_5" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_5" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_5" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_5" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_5" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_5" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_5" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_5" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_5" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_5" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_5" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_5" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_5" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_5" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_5" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_5" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_5" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_5" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_5" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_5" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_5" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_5" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_5" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_5" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_5" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_5" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_5" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_5" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_5" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_5" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_5" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_5" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_5" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_5" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_5" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_5" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_5" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_5" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_5" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_5" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_5" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_5" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_5" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_5" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_5" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_5" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_5" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_5" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_5" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_5" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_5" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_5" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_5" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_5" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_5" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_5" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_5" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_5" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_5" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_5" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_5" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_5" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_5" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_5" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_5" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_5" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_5" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_5" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_5" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_5" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_5" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_5" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_5" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_5" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_5" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_5" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_5" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_5" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_5" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_5" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_5" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_5" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_5" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_5" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_5" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_5" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_5" ] ] }, { "grid_deltas": [ 1, 6 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_6" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_6" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_6" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_6" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_6" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_6" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_6" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_6" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_6" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_6" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_6" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_6" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_6" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_6" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_6" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_6" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_6" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_6" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_6" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_6" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_6" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_6" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_6" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_6" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_6" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_6" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_6" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_6" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_6" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_6" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_6" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_6" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_6" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_6" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_6" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_6" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_6" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_6" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_6" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_6" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_6" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_6" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_6" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_6" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN11" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP11" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_6" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_6" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_6" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_6" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_6" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_6" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_6" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_6" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_6" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_6" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_6" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_6" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_6" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_6" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_6" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_6" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_6" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_6" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_6" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_6" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_6" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_6" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_6" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_6" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_6" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_6" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_6" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_6" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_6" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_6" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_6" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_6" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_6" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_6" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_6" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_6" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_6" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_6" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_6" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_6" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_6" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_6" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_6" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_6" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_6" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_6" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_6" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_6" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_6" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_6" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_6" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_6" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_6" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_6" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_6" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_6" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_6" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_6" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_6" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_6" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_6" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_6" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_6" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_6" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_6" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_6" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_6" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_6" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_6" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_6" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_6" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_6" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_6" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_6" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_6" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_6" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_6" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_6" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_6" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_6" ] ] }, { "grid_deltas": [ 1, 7 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_7" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_7" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_7" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_7" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_7" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_7" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_7" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_7" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_7" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_7" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_7" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_7" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_7" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_7" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_7" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_7" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_7" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_7" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_7" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_7" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_7" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_7" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_7" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_7" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_7" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_7" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_7" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_7" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_7" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_7" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_7" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_7" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_7" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_7" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_7" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_7" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_7" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_7" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_7" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_7" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_7" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_7" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_7" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_7" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_7" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_7" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_7" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_7" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_7" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_7" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_7" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_7" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_7" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_7" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_7" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_7" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_7" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_7" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_7" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_7" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_7" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_7" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_7" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_7" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_7" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_7" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_7" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_7" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_7" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_7" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_7" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_7" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_7" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_7" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_7" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_7" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_7" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_7" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_7" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_7" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_7" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_7" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_7" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_7" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_7" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_7" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_7" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_7" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_7" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_7" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_7" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_7" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_7" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_7" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_7" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_7" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_7" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_7" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_7" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_7" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_7" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_7" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_7" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_7" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_7" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_7" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_7" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_7" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_7" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_7" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_7" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_7" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_7" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_7" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_7" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_7" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_7" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_7" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_7" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_7" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_7" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_7" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_7" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_7" ] ] }, { "grid_deltas": [ 1, 8 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_8" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_8" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_8" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_8" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_8" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_8" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_8" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_8" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_8" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_8" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_8" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_8" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_8" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_8" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_8" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_8" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_8" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_8" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_8" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_8" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_8" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_8" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_8" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_8" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_8" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_8" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_8" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_8" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_8" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_8" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_8" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_8" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_8" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_8" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_8" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_8" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_8" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_8" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_8" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_8" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_8" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_8" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_8" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_8" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN3" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP3" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_8" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_8" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_8" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_8" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_8" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_8" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_8" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_8" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_8" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_8" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_8" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_8" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_8" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_8" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_8" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_8" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_8" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_8" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_8" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_8" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_8" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_8" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_8" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_8" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_8" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_8" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_8" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_8" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_8" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_8" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_8" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_8" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_8" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_8" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_8" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_8" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_8" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_8" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_8" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_8" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_8" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_8" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_8" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_8" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_8" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_8" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_8" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_8" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_8" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_8" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_8" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_8" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_8" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_8" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_8" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_8" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_8" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_8" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_8" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_8" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_8" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_8" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_8" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_8" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_8" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_8" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_8" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_8" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_8" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_8" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_8" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_8" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_8" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_8" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_8" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_8" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_8" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_8" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_8" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_8" ] ] }, { "grid_deltas": [ 1, 9 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_BOT_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_9" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_9" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_9" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_9" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_9" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_9" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_9" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_9" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_9" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_9" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_9" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_9" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_9" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_9" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_9" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_9" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_9" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_9" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_9" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_9" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_9" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_9" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_9" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_9" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_9" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_9" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_9" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_9" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_9" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_9" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_9" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_9" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_9" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_9" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_9" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_9" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_9" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_9" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_9" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_9" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_9" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_9" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_9" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_9" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_9" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_9" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_9" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_9" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_9" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_9" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_9" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_9" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_9" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_9" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_9" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_9" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_9" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_9" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_9" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_9" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_9" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_9" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_9" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_9" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_9" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_9" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_9" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_9" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_9" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_9" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_9" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_9" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_9" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_9" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_9" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_9" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_9" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_9" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_9" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_9" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_9" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_9" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_9" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_9" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_9" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_9" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_9" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_9" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_9" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_9" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_9" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_9" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_9" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_9" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_9" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_9" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_9" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_9" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_9" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_9" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_9" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_9" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_9" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_9" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_9" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_9" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_9" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_9" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_9" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_9" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_9" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_9" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_9" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_9" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_9" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_9" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_9" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_9" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_9" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_9" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_9" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_9" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_9" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_9" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_0" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_0" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_0" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_0" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_0" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_0" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_0" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_0" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_0" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_0" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_0" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_0" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_0" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_0" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_0" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_0" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_0" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_0" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_0" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_0" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_0" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_0" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_0" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_0" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_0" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_0" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_0" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_0" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_0" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_0" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_0" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_0" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_0" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_0" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_0" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_0" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_0" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_0" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_0" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_0" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_0" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_0" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_0" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_0" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN10" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP10" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_0" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_0" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_0" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_0" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_0" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_0" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_0" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_0" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_0" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_0" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_0" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_0" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_0" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_0" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_0" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_0" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_0" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_0" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_0" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_0" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_0" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_0" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_0" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_0" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_0" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_0" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_0" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_0" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_0" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_0" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_0" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_0" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_0" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_0" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_0" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_0" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_0" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_0" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_0" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_0" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_0" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_0" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_0" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_0" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_0" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_0" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_0" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_0" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_0" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_0" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_0" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_0" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_0" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_0" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_0" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_0" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_0" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_0" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_0" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_0" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_0" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_0" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_0" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_0" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_0" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_0" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_0" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_0" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_0" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_0" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_0" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_0" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_0" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_0" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_0" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_0" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_0" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_0" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_0" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_0" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_1" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_1" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_1" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_1" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_1" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_1" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_1" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_1" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_1" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_1" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_1" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_1" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_1" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_1" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_1" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_1" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_1" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_1" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_1" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_1" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_1" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_1" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_1" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_1" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_1" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_1" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_1" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_1" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_1" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_1" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_1" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_1" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_1" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_1" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_1" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_1" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_1" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_1" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_1" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_1" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_1" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_1" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_1" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_1" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_1" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_1" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_1" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_1" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_1" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_1" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_1" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_1" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_1" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_1" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_1" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_1" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_1" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_1" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_1" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_1" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_1" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_1" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_1" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_1" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_1" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_1" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_1" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_1" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_1" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_1" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_1" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_1" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_1" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_1" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_1" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_1" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_1" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_1" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_1" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_1" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_1" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_1" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_1" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_1" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_1" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_1" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_1" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_1" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_1" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_1" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_1" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_1" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_1" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_1" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_1" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_1" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_1" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_1" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_1" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_1" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_1" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_1" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_1" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_1" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_1" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_1" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_1" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_1" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_1" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_1" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_1" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_1" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_1" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_1" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_1" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_1" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_1" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_1" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_1" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_1" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_1" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_1" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_1" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_1" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_2" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_2" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_2" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_2" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_2" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_2" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_2" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_2" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_2" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_2" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_2" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_2" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_2" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_2" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_2" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_2" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_2" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_2" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_2" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_2" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_2" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_2" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_2" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_2" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_2" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_2" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_2" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_2" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_2" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_2" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_2" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_2" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_2" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_2" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_2" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_2" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_2" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_2" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_2" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_2" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_2" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_2" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_2" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_2" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_2" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_2" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_2" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_2" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_2" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_2" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_2" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_2" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_2" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_2" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_2" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_2" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_2" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_2" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_2" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_2" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_2" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_2" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_2" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_2" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_2" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_2" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_2" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_2" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_2" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_2" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_2" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_2" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_2" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_2" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_2" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_2" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_2" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_2" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_2" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_2" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_2" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_2" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_2" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_2" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_2" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_2" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_2" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_2" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_2" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_2" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_2" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_2" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_2" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_2" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_2" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_2" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_2" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_2" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_2" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_2" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_2" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_2" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_2" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_2" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_2" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_2" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_2" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_2" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_2" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_2" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_2" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_2" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_2" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_2" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_2" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_2" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_2" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_2" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_2" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_2" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_2" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_2" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_2" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_2" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_3" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_3" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_3" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_3" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_3" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_3" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_3" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_3" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_3" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_3" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_3" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_3" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_3" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_3" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_3" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_3" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_3" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_3" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_3" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_3" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_3" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_3" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_3" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_3" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_3" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_3" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_3" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_3" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_3" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_3" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_3" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_3" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_3" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_3" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_3" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_3" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_3" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_3" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_3" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_3" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_3" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_3" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_3" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_3" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_3" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_3" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_3" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_3" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_3" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_3" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_3" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_3" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_3" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_3" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_3" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_3" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_3" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_3" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_3" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_3" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_3" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_3" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_3" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_3" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_3" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_3" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_3" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_3" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_3" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_3" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_3" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_3" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_3" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_3" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_3" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_3" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_3" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_3" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_3" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_3" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_3" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_3" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_3" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_3" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_3" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_3" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_3" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_3" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_3" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_3" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_3" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_3" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_3" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_3" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_3" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_3" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_3" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_3" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_3" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_3" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_3" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_3" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_3" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_3" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_3" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_3" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_3" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_3" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_3" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_3" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_3" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_3" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_3" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_3" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_3" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_3" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_3" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_3" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_3" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_3" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_3" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_3" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_3" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_4" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_4" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_4" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_4" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_4" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_4" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_4" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_4" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_4" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_4" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_4" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_4" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_4" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_4" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_4" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_4" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_4" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_4" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_4" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_4" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_4" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_4" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_4" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_4" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_4" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_4" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_4" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_4" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_4" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_4" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_4" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_4" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_4" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_4" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_4" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_4" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_4" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_4" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_4" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_4" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_4" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_4" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_4" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_4" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN2" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP2" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_4" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_4" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_4" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_4" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_4" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_4" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_4" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_4" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_4" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_4" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_4" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_4" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_4" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_4" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_4" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_4" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_4" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_4" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_4" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_4" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_4" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_4" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_4" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_4" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_4" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_4" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_4" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_4" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_4" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_4" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_4" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_4" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_4" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_4" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_4" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_4" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_4" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_4" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_4" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_4" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_4" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_4" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_4" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_4" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_4" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_4" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_4" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_4" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_4" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_4" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_4" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_4" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_4" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_4" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_4" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_4" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_4" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_4" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_4" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_4" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_4" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_4" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_4" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_4" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_4" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_4" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_4" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_4" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_4" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_4" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_4" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_4" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_4" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_4" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_4" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_4" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_4" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_4" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_4" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_4" ] ] }, { "grid_deltas": [ 1, 5 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_5" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_5" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_5" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_5" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_5" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_5" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_5" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_5" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_5" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_5" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_5" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_5" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_5" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_5" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_5" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_5" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_5" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_5" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_5" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_5" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_5" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_5" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_5" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_5" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_5" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_5" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_5" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_5" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_5" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_5" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_5" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_5" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_5" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_5" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_5" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_5" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_5" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_5" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_5" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_5" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_5" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_5" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_5" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_5" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_5" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_5" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_5" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_5" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_5" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_5" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_5" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_5" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_5" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_5" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_5" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_5" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_5" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_5" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_5" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_5" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_5" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_5" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_5" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_5" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_5" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_5" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_5" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_5" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_5" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_5" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_5" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_5" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_5" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_5" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_5" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_5" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_5" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_5" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_5" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_5" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_5" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_5" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_5" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_5" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_5" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_5" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_5" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_5" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_5" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_5" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_5" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_5" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_5" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_5" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_5" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_5" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_5" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_5" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_5" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_5" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_5" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_5" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_5" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_5" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_5" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_5" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_5" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_5" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_5" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_5" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_5" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_5" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_5" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_5" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_5" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_5" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_5" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_5" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_5" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_5" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_5" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_5" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_5" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_5" ] ] }, { "grid_deltas": [ 1, 6 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_6" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_6" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_6" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_6" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_6" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_6" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_6" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_6" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_6" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_6" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_6" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_6" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_6" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_6" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_6" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_6" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_6" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_6" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_6" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_6" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_6" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_6" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_6" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_6" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_6" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_6" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_6" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_6" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_6" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_6" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_6" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_6" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_6" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_6" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_6" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_6" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_6" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_6" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_6" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_6" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_6" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_6" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_6" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_6" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN9" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP9" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_6" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_6" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_6" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_6" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_6" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_6" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_6" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_6" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_6" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_6" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_6" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_6" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_6" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_6" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_6" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_6" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_6" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_6" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_6" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_6" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_6" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_6" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_6" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_6" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_6" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_6" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_6" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_6" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_6" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_6" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_6" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_6" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_6" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_6" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_6" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_6" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_6" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_6" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_6" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_6" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_6" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_6" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_6" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_6" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_6" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_6" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_6" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_6" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_6" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_6" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_6" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_6" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_6" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_6" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_6" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_6" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_6" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_6" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_6" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_6" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_6" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_6" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_6" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_6" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_6" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_6" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_6" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_6" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_6" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_6" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_6" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_6" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_6" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_6" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_6" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_6" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_6" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_6" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_6" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_6" ] ] }, { "grid_deltas": [ 1, 7 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_7" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_7" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_7" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_7" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_7" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_7" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_7" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_7" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_7" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_7" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_7" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_7" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_7" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_7" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_7" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_7" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_7" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_7" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_7" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_7" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_7" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_7" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_7" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_7" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_7" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_7" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_7" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_7" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_7" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_7" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_7" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_7" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_7" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_7" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_7" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_7" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_7" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_7" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_7" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_7" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_7" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_7" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_7" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_7" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_7" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_7" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_7" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_7" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_7" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_7" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_7" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_7" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_7" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_7" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_7" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_7" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_7" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_7" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_7" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_7" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_7" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_7" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_7" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_7" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_7" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_7" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_7" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_7" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_7" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_7" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_7" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_7" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_7" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_7" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_7" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_7" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_7" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_7" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_7" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_7" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_7" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_7" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_7" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_7" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_7" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_7" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_7" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_7" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_7" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_7" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_7" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_7" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_7" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_7" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_7" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_7" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_7" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_7" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_7" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_7" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_7" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_7" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_7" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_7" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_7" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_7" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_7" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_7" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_7" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_7" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_7" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_7" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_7" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_7" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_7" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_7" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_7" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_7" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_7" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_7" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_7" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_7" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_7" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_7" ] ] }, { "grid_deltas": [ 1, 8 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_8" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_8" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_8" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_8" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_8" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_8" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_8" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_8" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_8" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_8" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_8" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_8" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_8" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_8" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_8" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_8" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_8" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_8" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_8" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_8" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_8" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_8" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_8" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_8" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_8" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_8" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_8" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_8" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_8" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_8" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_8" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_8" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_8" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_8" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_8" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_8" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_8" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_8" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_8" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_8" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_8" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_8" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_8" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_8" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN1" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP1" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_8" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_8" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_8" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_8" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_8" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_8" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_8" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_8" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_8" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_8" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_8" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_8" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_8" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_8" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_8" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_8" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_8" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_8" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_8" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_8" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_8" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_8" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_8" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_8" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_8" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_8" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_8" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_8" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_8" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_8" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_8" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_8" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_8" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_8" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_8" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_8" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_8" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_8" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_8" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_8" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_8" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_8" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_8" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_8" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_8" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_8" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_8" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_8" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_8" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_8" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_8" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_8" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_8" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_8" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_8" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_8" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_8" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_8" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_8" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_8" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_8" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_8" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_8" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_8" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_8" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_8" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_8" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_8" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_8" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_8" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_8" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_8" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_8" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_8" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_8" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_8" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_8" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_8" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_8" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_8" ] ] }, { "grid_deltas": [ 1, 9 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_9" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_9" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_9" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_9" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_9" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_9" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_9" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_9" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_9" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_9" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_9" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_9" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_9" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_9" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_9" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_9" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_9" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_9" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_9" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_9" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_9" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_9" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_9" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_9" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_9" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_9" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_9" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_9" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_9" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_9" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_9" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_9" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_9" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_9" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_9" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_9" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_9" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_9" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_9" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_9" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_9" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_9" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_9" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_9" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_9" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_9" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_9" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_9" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_9" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_9" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_9" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_9" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_9" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_9" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_9" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_9" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_9" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_9" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_9" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_9" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_9" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_9" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_9" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_9" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_9" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_9" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_9" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_9" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_9" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_9" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_9" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_9" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_9" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_9" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_9" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_9" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_9" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_9" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_9" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_9" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_9" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_9" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_9" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_9" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_9" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_9" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_9" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_9" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_9" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_9" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_9" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_9" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_9" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_9" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_9" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_9" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_9" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_9" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_9" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_9" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_9" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_9" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_9" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_9" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_9" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_9" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_9" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_9" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_9" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_9" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_9" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_9" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_9" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_9" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_9" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_9" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_9" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_9" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_9" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_9" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_9" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_9" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_9" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_9" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_TOP_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_0" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_0" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_0" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_0" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_0" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_0" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_0" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_0" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_0" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_0" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_0" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_0" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_0" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_0" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_0" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_0" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_0" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_0" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_0" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_0" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_0" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_0" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_0" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_0" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_0" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_0" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_0" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_0" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_0" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_0" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_0" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_0" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_0" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_0" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_0" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_0" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_0" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_0" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_0" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_0" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_0" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_0" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_0" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_0" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN8" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP8" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_0" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_0" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_0" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_0" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_0" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_0" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_0" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_0" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_0" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_0" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_0" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_0" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_0" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_0" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_0" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_0" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_0" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_0" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_0" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_0" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_0" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_0" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_0" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_0" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_0" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_0" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_0" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_0" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_0" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_0" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_0" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_0" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_0" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_0" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_0" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_0" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_0" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_0" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_0" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_0" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_0" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_0" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_0" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_0" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_0" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_0" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_0" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_0" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_0" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_0" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_0" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_0" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_0" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_0" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_0" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_0" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_0" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_0" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_0" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_0" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_0" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_0" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_0" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_0" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_0" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_0" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_0" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_0" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_0" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_0" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_0" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_0" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_0" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_0" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_0" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_0" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_0" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_0" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_0" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_0" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_TOP_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_1" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_1" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_1" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_1" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_1" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_1" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_1" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_1" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_1" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_1" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_1" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_1" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_1" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_1" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_1" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_1" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_1" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_1" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_1" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_1" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_1" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_1" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_1" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_1" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_1" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_1" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_1" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_1" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_1" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_1" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_1" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_1" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_1" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_1" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_1" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_1" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_1" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_1" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_1" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_1" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_1" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_1" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_1" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_1" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_1" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_1" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_1" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_1" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_1" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_1" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_1" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_1" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_1" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_1" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_1" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_1" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_1" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_1" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_1" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_1" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_1" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_1" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_1" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_1" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_1" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_1" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_1" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_1" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_1" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_1" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_1" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_1" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_1" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_1" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_1" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_1" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_1" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_1" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_1" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_1" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_1" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_1" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_1" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_1" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_1" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_1" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_1" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_1" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_1" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_1" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_1" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_1" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_1" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_1" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_1" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_1" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_1" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_1" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_1" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_1" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_1" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_1" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_1" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_1" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_1" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_1" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_1" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_1" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_1" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_1" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_1" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_1" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_1" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_1" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_1" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_1" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_1" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_1" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_1" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_1" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_1" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_1" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_1" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_1" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_TOP_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_2" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_2" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_2" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_2" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_2" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_2" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_2" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_2" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_2" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_2" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_2" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_2" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_2" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_2" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_2" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_2" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_2" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_2" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_2" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_2" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_2" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_2" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_2" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_2" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_2" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_2" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_2" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_2" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_2" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_2" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_2" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_2" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_2" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_2" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_2" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_2" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_2" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_2" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_2" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_2" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_2" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_2" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_2" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_2" ], [ "INT_FEEDTHRU_2_MONITOR_N", "MONITOR_HORIZ_VAUXN0" ], [ "INT_FEEDTHRU_2_MONITOR_P", "MONITOR_HORIZ_VAUXP0" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_2" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_2" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_2" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_2" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_2" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_2" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_2" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_2" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_2" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_2" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_2" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_2" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_2" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_2" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_2" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_2" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_2" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_2" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_2" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_2" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_2" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_2" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_2" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_2" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_2" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_2" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_2" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_2" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_2" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_2" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_2" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_2" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_2" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_2" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_2" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_2" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_2" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_2" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_2" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_2" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_2" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_2" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_2" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_2" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_2" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_2" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_2" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_2" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_2" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_2" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_2" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_2" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_2" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_2" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_2" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_2" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_2" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_2" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_2" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_2" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_2" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_2" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_2" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_2" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_2" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_2" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_2" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_2" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_2" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_2" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_2" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_2" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_2" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_2" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_2" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_2" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_2" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_2" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_2" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_2" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_TOP_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_3" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_3" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_3" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_3" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_3" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_3" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_3" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_3" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_3" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_3" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_3" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_3" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_3" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_3" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_3" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_3" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_3" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_3" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_3" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_3" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_3" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_3" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_3" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_3" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_3" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_3" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_3" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_3" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_3" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_3" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_3" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_3" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_3" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_3" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_3" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_3" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_3" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_3" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_3" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_3" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_3" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_3" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_3" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_3" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_3" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_3" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_3" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_3" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_3" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_3" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_3" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_3" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_3" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_3" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_3" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_3" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_3" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_3" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_3" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_3" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_3" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_3" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_3" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_3" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_3" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_3" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_3" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_3" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_3" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_3" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_3" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_3" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_3" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_3" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_3" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_3" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_3" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_3" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_3" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_3" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_3" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_3" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_3" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_3" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_3" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_3" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_3" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_3" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_3" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_3" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_3" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_3" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_3" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_3" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_3" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_3" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_3" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_3" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_3" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_3" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_3" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_3" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_3" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_3" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_3" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_3" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_3" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_3" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_3" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_3" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_3" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_3" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_3" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_3" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_3" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_3" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_3" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_3" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_3" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_3" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_3" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_3" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_3" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "INT_FEEDTHRU_2", "MONITOR_TOP_FUJI2" ], "wire_pairs": [ [ "INT_FEEDTHRU_2_EE2A0", "MONITOR_EE2A0_4" ], [ "INT_FEEDTHRU_2_EE2A1", "MONITOR_EE2A1_4" ], [ "INT_FEEDTHRU_2_EE2A2", "MONITOR_EE2A2_4" ], [ "INT_FEEDTHRU_2_EE2A3", "MONITOR_EE2A3_4" ], [ "INT_FEEDTHRU_2_EE2BEG0", "MONITOR_EE2BEG0_4" ], [ "INT_FEEDTHRU_2_EE2BEG1", "MONITOR_EE2BEG1_4" ], [ "INT_FEEDTHRU_2_EE2BEG2", "MONITOR_EE2BEG2_4" ], [ "INT_FEEDTHRU_2_EE2BEG3", "MONITOR_EE2BEG3_4" ], [ "INT_FEEDTHRU_2_EE4A0", "MONITOR_EE4A0_4" ], [ "INT_FEEDTHRU_2_EE4A1", "MONITOR_EE4A1_4" ], [ "INT_FEEDTHRU_2_EE4A2", "MONITOR_EE4A2_4" ], [ "INT_FEEDTHRU_2_EE4A3", "MONITOR_EE4A3_4" ], [ "INT_FEEDTHRU_2_EE4B0", "MONITOR_EE4B0_4" ], [ "INT_FEEDTHRU_2_EE4B1", "MONITOR_EE4B1_4" ], [ "INT_FEEDTHRU_2_EE4B2", "MONITOR_EE4B2_4" ], [ "INT_FEEDTHRU_2_EE4B3", "MONITOR_EE4B3_4" ], [ "INT_FEEDTHRU_2_EE4BEG0", "MONITOR_EE4BEG0_4" ], [ "INT_FEEDTHRU_2_EE4BEG1", "MONITOR_EE4BEG1_4" ], [ "INT_FEEDTHRU_2_EE4BEG2", "MONITOR_EE4BEG2_4" ], [ "INT_FEEDTHRU_2_EE4BEG3", "MONITOR_EE4BEG3_4" ], [ "INT_FEEDTHRU_2_EE4C0", "MONITOR_EE4C0_4" ], [ "INT_FEEDTHRU_2_EE4C1", "MONITOR_EE4C1_4" ], [ "INT_FEEDTHRU_2_EE4C2", "MONITOR_EE4C2_4" ], [ "INT_FEEDTHRU_2_EE4C3", "MONITOR_EE4C3_4" ], [ "INT_FEEDTHRU_2_EL1BEG0", "MONITOR_EL1BEG0_4" ], [ "INT_FEEDTHRU_2_EL1BEG1", "MONITOR_EL1BEG1_4" ], [ "INT_FEEDTHRU_2_EL1BEG2", "MONITOR_EL1BEG2_4" ], [ "INT_FEEDTHRU_2_EL1BEG3", "MONITOR_EL1BEG3_4" ], [ "INT_FEEDTHRU_2_ER1BEG0", "MONITOR_ER1BEG0_4" ], [ "INT_FEEDTHRU_2_ER1BEG1", "MONITOR_ER1BEG1_4" ], [ "INT_FEEDTHRU_2_ER1BEG2", "MONITOR_ER1BEG2_4" ], [ "INT_FEEDTHRU_2_ER1BEG3", "MONITOR_ER1BEG3_4" ], [ "INT_FEEDTHRU_2_LH1", "MONITOR_LH1_4" ], [ "INT_FEEDTHRU_2_LH2", "MONITOR_LH2_4" ], [ "INT_FEEDTHRU_2_LH3", "MONITOR_LH3_4" ], [ "INT_FEEDTHRU_2_LH4", "MONITOR_LH4_4" ], [ "INT_FEEDTHRU_2_LH5", "MONITOR_LH5_4" ], [ "INT_FEEDTHRU_2_LH6", "MONITOR_LH6_4" ], [ "INT_FEEDTHRU_2_LH7", "MONITOR_LH7_4" ], [ "INT_FEEDTHRU_2_LH8", "MONITOR_LH8_4" ], [ "INT_FEEDTHRU_2_LH9", "MONITOR_LH9_4" ], [ "INT_FEEDTHRU_2_LH10", "MONITOR_LH10_4" ], [ "INT_FEEDTHRU_2_LH11", "MONITOR_LH11_4" ], [ "INT_FEEDTHRU_2_LH12", "MONITOR_LH12_4" ], [ "INT_FEEDTHRU_2_NE2A0", "MONITOR_NE2A0_4" ], [ "INT_FEEDTHRU_2_NE2A1", "MONITOR_NE2A1_4" ], [ "INT_FEEDTHRU_2_NE2A2", "MONITOR_NE2A2_4" ], [ "INT_FEEDTHRU_2_NE2A3", "MONITOR_NE2A3_4" ], [ "INT_FEEDTHRU_2_NE4BEG0", "MONITOR_NE4BEG0_4" ], [ "INT_FEEDTHRU_2_NE4BEG1", "MONITOR_NE4BEG1_4" ], [ "INT_FEEDTHRU_2_NE4BEG2", "MONITOR_NE4BEG2_4" ], [ "INT_FEEDTHRU_2_NE4BEG3", "MONITOR_NE4BEG3_4" ], [ "INT_FEEDTHRU_2_NE4C0", "MONITOR_NE4C0_4" ], [ "INT_FEEDTHRU_2_NE4C1", "MONITOR_NE4C1_4" ], [ "INT_FEEDTHRU_2_NE4C2", "MONITOR_NE4C2_4" ], [ "INT_FEEDTHRU_2_NE4C3", "MONITOR_NE4C3_4" ], [ "INT_FEEDTHRU_2_NW2A0", "MONITOR_NW2A0_4" ], [ "INT_FEEDTHRU_2_NW2A1", "MONITOR_NW2A1_4" ], [ "INT_FEEDTHRU_2_NW2A2", "MONITOR_NW2A2_4" ], [ "INT_FEEDTHRU_2_NW2A3", "MONITOR_NW2A3_4" ], [ "INT_FEEDTHRU_2_NW4A0", "MONITOR_NW4A0_4" ], [ "INT_FEEDTHRU_2_NW4A1", "MONITOR_NW4A1_4" ], [ "INT_FEEDTHRU_2_NW4A2", "MONITOR_NW4A2_4" ], [ "INT_FEEDTHRU_2_NW4A3", "MONITOR_NW4A3_4" ], [ "INT_FEEDTHRU_2_NW4END0", "MONITOR_NW4END0_4" ], [ "INT_FEEDTHRU_2_NW4END1", "MONITOR_NW4END1_4" ], [ "INT_FEEDTHRU_2_NW4END2", "MONITOR_NW4END2_4" ], [ "INT_FEEDTHRU_2_NW4END3", "MONITOR_NW4END3_4" ], [ "INT_FEEDTHRU_2_SE2A0", "MONITOR_SE2A0_4" ], [ "INT_FEEDTHRU_2_SE2A1", "MONITOR_SE2A1_4" ], [ "INT_FEEDTHRU_2_SE2A2", "MONITOR_SE2A2_4" ], [ "INT_FEEDTHRU_2_SE2A3", "MONITOR_SE2A3_4" ], [ "INT_FEEDTHRU_2_SE4BEG0", "MONITOR_SE4BEG0_4" ], [ "INT_FEEDTHRU_2_SE4BEG1", "MONITOR_SE4BEG1_4" ], [ "INT_FEEDTHRU_2_SE4BEG2", "MONITOR_SE4BEG2_4" ], [ "INT_FEEDTHRU_2_SE4BEG3", "MONITOR_SE4BEG3_4" ], [ "INT_FEEDTHRU_2_SE4C0", "MONITOR_SE4C0_4" ], [ "INT_FEEDTHRU_2_SE4C1", "MONITOR_SE4C1_4" ], [ "INT_FEEDTHRU_2_SE4C2", "MONITOR_SE4C2_4" ], [ "INT_FEEDTHRU_2_SE4C3", "MONITOR_SE4C3_4" ], [ "INT_FEEDTHRU_2_SW2A0", "MONITOR_SW2A0_4" ], [ "INT_FEEDTHRU_2_SW2A1", "MONITOR_SW2A1_4" ], [ "INT_FEEDTHRU_2_SW2A2", "MONITOR_SW2A2_4" ], [ "INT_FEEDTHRU_2_SW2A3", "MONITOR_SW2A3_4" ], [ "INT_FEEDTHRU_2_SW4A0", "MONITOR_SW4A0_4" ], [ "INT_FEEDTHRU_2_SW4A1", "MONITOR_SW4A1_4" ], [ "INT_FEEDTHRU_2_SW4A2", "MONITOR_SW4A2_4" ], [ "INT_FEEDTHRU_2_SW4A3", "MONITOR_SW4A3_4" ], [ "INT_FEEDTHRU_2_SW4END0", "MONITOR_SW4END0_4" ], [ "INT_FEEDTHRU_2_SW4END1", "MONITOR_SW4END1_4" ], [ "INT_FEEDTHRU_2_SW4END2", "MONITOR_SW4END2_4" ], [ "INT_FEEDTHRU_2_SW4END3", "MONITOR_SW4END3_4" ], [ "INT_FEEDTHRU_2_WL1END0", "MONITOR_WL1END0_4" ], [ "INT_FEEDTHRU_2_WL1END1", "MONITOR_WL1END1_4" ], [ "INT_FEEDTHRU_2_WL1END2", "MONITOR_WL1END2_4" ], [ "INT_FEEDTHRU_2_WL1END3", "MONITOR_WL1END3_4" ], [ "INT_FEEDTHRU_2_WR1END0", "MONITOR_WR1END0_4" ], [ "INT_FEEDTHRU_2_WR1END1", "MONITOR_WR1END1_4" ], [ "INT_FEEDTHRU_2_WR1END2", "MONITOR_WR1END2_4" ], [ "INT_FEEDTHRU_2_WR1END3", "MONITOR_WR1END3_4" ], [ "INT_FEEDTHRU_2_WW2A0", "MONITOR_WW2A0_4" ], [ "INT_FEEDTHRU_2_WW2A1", "MONITOR_WW2A1_4" ], [ "INT_FEEDTHRU_2_WW2A2", "MONITOR_WW2A2_4" ], [ "INT_FEEDTHRU_2_WW2A3", "MONITOR_WW2A3_4" ], [ "INT_FEEDTHRU_2_WW2END0", "MONITOR_WW2END0_4" ], [ "INT_FEEDTHRU_2_WW2END1", "MONITOR_WW2END1_4" ], [ "INT_FEEDTHRU_2_WW2END2", "MONITOR_WW2END2_4" ], [ "INT_FEEDTHRU_2_WW2END3", "MONITOR_WW2END3_4" ], [ "INT_FEEDTHRU_2_WW4A0", "MONITOR_WW4A0_4" ], [ "INT_FEEDTHRU_2_WW4A1", "MONITOR_WW4A1_4" ], [ "INT_FEEDTHRU_2_WW4A2", "MONITOR_WW4A2_4" ], [ "INT_FEEDTHRU_2_WW4A3", "MONITOR_WW4A3_4" ], [ "INT_FEEDTHRU_2_WW4B0", "MONITOR_WW4B0_4" ], [ "INT_FEEDTHRU_2_WW4B1", "MONITOR_WW4B1_4" ], [ "INT_FEEDTHRU_2_WW4B2", "MONITOR_WW4B2_4" ], [ "INT_FEEDTHRU_2_WW4B3", "MONITOR_WW4B3_4" ], [ "INT_FEEDTHRU_2_WW4C0", "MONITOR_WW4C0_4" ], [ "INT_FEEDTHRU_2_WW4C1", "MONITOR_WW4C1_4" ], [ "INT_FEEDTHRU_2_WW4C2", "MONITOR_WW4C2_4" ], [ "INT_FEEDTHRU_2_WW4C3", "MONITOR_WW4C3_4" ], [ "INT_FEEDTHRU_2_WW4END0", "MONITOR_WW4END0_4" ], [ "INT_FEEDTHRU_2_WW4END1", "MONITOR_WW4END1_4" ], [ "INT_FEEDTHRU_2_WW4END2", "MONITOR_WW4END2_4" ], [ "INT_FEEDTHRU_2_WW4END3", "MONITOR_WW4END3_4" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_INTERFACE_L", "INT_L" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "BYP_L0" ], [ "INT_INTERFACE_BYP1", "BYP_L1" ], [ "INT_INTERFACE_BYP2", "BYP_L2" ], [ "INT_INTERFACE_BYP3", "BYP_L3" ], [ "INT_INTERFACE_BYP4", "BYP_L4" ], [ "INT_INTERFACE_BYP5", "BYP_L5" ], [ "INT_INTERFACE_BYP6", "BYP_L6" ], [ "INT_INTERFACE_BYP7", "BYP_L7" ], [ "INT_INTERFACE_CLK0", "CLK_L0" ], [ "INT_INTERFACE_CLK1", "CLK_L1" ], [ "INT_INTERFACE_CTRL0", "CTRL_L0" ], [ "INT_INTERFACE_CTRL1", "CTRL_L1" ], [ "INT_INTERFACE_EE2A0", "EE2END0" ], [ "INT_INTERFACE_EE2A1", "EE2END1" ], [ "INT_INTERFACE_EE2A2", "EE2END2" ], [ "INT_INTERFACE_EE2A3", "EE2END3" ], [ "INT_INTERFACE_EE2BEG0", "EE2A0" ], [ "INT_INTERFACE_EE2BEG1", "EE2A1" ], [ "INT_INTERFACE_EE2BEG2", "EE2A2" ], [ "INT_INTERFACE_EE2BEG3", "EE2A3" ], [ "INT_INTERFACE_EE4A0", "EE4B0" ], [ "INT_INTERFACE_EE4A1", "EE4B1" ], [ "INT_INTERFACE_EE4A2", "EE4B2" ], [ "INT_INTERFACE_EE4A3", "EE4B3" ], [ "INT_INTERFACE_EE4B0", "EE4C0" ], [ "INT_INTERFACE_EE4B1", "EE4C1" ], [ "INT_INTERFACE_EE4B2", "EE4C2" ], [ "INT_INTERFACE_EE4B3", "EE4C3" ], [ "INT_INTERFACE_EE4BEG0", "EE4A0" ], [ "INT_INTERFACE_EE4BEG1", "EE4A1" ], [ "INT_INTERFACE_EE4BEG2", "EE4A2" ], [ "INT_INTERFACE_EE4BEG3", "EE4A3" ], [ "INT_INTERFACE_EE4C0", "EE4END0" ], [ "INT_INTERFACE_EE4C1", "EE4END1" ], [ "INT_INTERFACE_EE4C2", "EE4END2" ], [ "INT_INTERFACE_EE4C3", "EE4END3" ], [ "INT_INTERFACE_EL1BEG0", "EL1END0" ], [ "INT_INTERFACE_EL1BEG1", "EL1END1" ], [ "INT_INTERFACE_EL1BEG2", "EL1END2" ], [ "INT_INTERFACE_EL1BEG3", "EL1END3" ], [ "INT_INTERFACE_ER1BEG0", "ER1END0" ], [ "INT_INTERFACE_ER1BEG1", "ER1END1" ], [ "INT_INTERFACE_ER1BEG2", "ER1END2" ], [ "INT_INTERFACE_ER1BEG3", "ER1END3" ], [ "INT_INTERFACE_FAN0", "FAN_L0" ], [ "INT_INTERFACE_FAN1", "FAN_L1" ], [ "INT_INTERFACE_FAN2", "FAN_L2" ], [ "INT_INTERFACE_FAN3", "FAN_L3" ], [ "INT_INTERFACE_FAN4", "FAN_L4" ], [ "INT_INTERFACE_FAN5", "FAN_L5" ], [ "INT_INTERFACE_FAN6", "FAN_L6" ], [ "INT_INTERFACE_FAN7", "FAN_L7" ], [ "INT_INTERFACE_IMUX0", "IMUX_L0" ], [ "INT_INTERFACE_IMUX1", "IMUX_L1" ], [ "INT_INTERFACE_IMUX2", "IMUX_L2" ], [ "INT_INTERFACE_IMUX3", "IMUX_L3" ], [ "INT_INTERFACE_IMUX4", "IMUX_L4" ], [ "INT_INTERFACE_IMUX5", "IMUX_L5" ], [ "INT_INTERFACE_IMUX6", "IMUX_L6" ], [ "INT_INTERFACE_IMUX7", "IMUX_L7" ], [ "INT_INTERFACE_IMUX8", "IMUX_L8" ], [ "INT_INTERFACE_IMUX9", "IMUX_L9" ], [ "INT_INTERFACE_IMUX10", "IMUX_L10" ], [ "INT_INTERFACE_IMUX11", "IMUX_L11" ], [ "INT_INTERFACE_IMUX12", "IMUX_L12" ], [ "INT_INTERFACE_IMUX13", "IMUX_L13" ], [ "INT_INTERFACE_IMUX14", "IMUX_L14" ], [ "INT_INTERFACE_IMUX15", "IMUX_L15" ], [ "INT_INTERFACE_IMUX16", "IMUX_L16" ], [ "INT_INTERFACE_IMUX17", "IMUX_L17" ], [ "INT_INTERFACE_IMUX18", "IMUX_L18" ], [ "INT_INTERFACE_IMUX19", "IMUX_L19" ], [ "INT_INTERFACE_IMUX20", "IMUX_L20" ], [ "INT_INTERFACE_IMUX21", "IMUX_L21" ], [ "INT_INTERFACE_IMUX22", "IMUX_L22" ], [ "INT_INTERFACE_IMUX23", "IMUX_L23" ], [ "INT_INTERFACE_IMUX24", "IMUX_L24" ], [ "INT_INTERFACE_IMUX25", "IMUX_L25" ], [ "INT_INTERFACE_IMUX26", "IMUX_L26" ], [ "INT_INTERFACE_IMUX27", "IMUX_L27" ], [ "INT_INTERFACE_IMUX28", "IMUX_L28" ], [ "INT_INTERFACE_IMUX29", "IMUX_L29" ], [ "INT_INTERFACE_IMUX30", "IMUX_L30" ], [ "INT_INTERFACE_IMUX31", "IMUX_L31" ], [ "INT_INTERFACE_IMUX32", "IMUX_L32" ], [ "INT_INTERFACE_IMUX33", "IMUX_L33" ], [ "INT_INTERFACE_IMUX34", "IMUX_L34" ], [ "INT_INTERFACE_IMUX35", "IMUX_L35" ], [ "INT_INTERFACE_IMUX36", "IMUX_L36" ], [ "INT_INTERFACE_IMUX37", "IMUX_L37" ], [ "INT_INTERFACE_IMUX38", "IMUX_L38" ], [ "INT_INTERFACE_IMUX39", "IMUX_L39" ], [ "INT_INTERFACE_IMUX40", "IMUX_L40" ], [ "INT_INTERFACE_IMUX41", "IMUX_L41" ], [ "INT_INTERFACE_IMUX42", "IMUX_L42" ], [ "INT_INTERFACE_IMUX43", "IMUX_L43" ], [ "INT_INTERFACE_IMUX44", "IMUX_L44" ], [ "INT_INTERFACE_IMUX45", "IMUX_L45" ], [ "INT_INTERFACE_IMUX46", "IMUX_L46" ], [ "INT_INTERFACE_IMUX47", "IMUX_L47" ], [ "INT_INTERFACE_LH1", "LH0" ], [ "INT_INTERFACE_LH2", "LH1" ], [ "INT_INTERFACE_LH3", "LH2" ], [ "INT_INTERFACE_LH4", "LH3" ], [ "INT_INTERFACE_LH5", "LH4" ], [ "INT_INTERFACE_LH6", "LH5" ], [ "INT_INTERFACE_LH7", "LH6" ], [ "INT_INTERFACE_LH8", "LH7" ], [ "INT_INTERFACE_LH9", "LH8" ], [ "INT_INTERFACE_LH10", "LH9" ], [ "INT_INTERFACE_LH11", "LH10" ], [ "INT_INTERFACE_LH12", "LH11" ], [ "INT_INTERFACE_LOGIC_OUTS_L0", "LOGIC_OUTS_L0" ], [ "INT_INTERFACE_LOGIC_OUTS_L1", "LOGIC_OUTS_L1" ], [ "INT_INTERFACE_LOGIC_OUTS_L2", "LOGIC_OUTS_L2" ], [ "INT_INTERFACE_LOGIC_OUTS_L3", "LOGIC_OUTS_L3" ], [ "INT_INTERFACE_LOGIC_OUTS_L4", "LOGIC_OUTS_L4" ], [ "INT_INTERFACE_LOGIC_OUTS_L5", "LOGIC_OUTS_L5" ], [ "INT_INTERFACE_LOGIC_OUTS_L6", "LOGIC_OUTS_L6" ], [ "INT_INTERFACE_LOGIC_OUTS_L7", "LOGIC_OUTS_L7" ], [ "INT_INTERFACE_LOGIC_OUTS_L8", "LOGIC_OUTS_L8" ], [ "INT_INTERFACE_LOGIC_OUTS_L9", "LOGIC_OUTS_L9" ], [ "INT_INTERFACE_LOGIC_OUTS_L10", "LOGIC_OUTS_L10" ], [ "INT_INTERFACE_LOGIC_OUTS_L11", "LOGIC_OUTS_L11" ], [ "INT_INTERFACE_LOGIC_OUTS_L12", "LOGIC_OUTS_L12" ], [ "INT_INTERFACE_LOGIC_OUTS_L13", "LOGIC_OUTS_L13" ], [ "INT_INTERFACE_LOGIC_OUTS_L14", "LOGIC_OUTS_L14" ], [ "INT_INTERFACE_LOGIC_OUTS_L15", "LOGIC_OUTS_L15" ], [ "INT_INTERFACE_LOGIC_OUTS_L16", "LOGIC_OUTS_L16" ], [ "INT_INTERFACE_LOGIC_OUTS_L17", "LOGIC_OUTS_L17" ], [ "INT_INTERFACE_LOGIC_OUTS_L18", "LOGIC_OUTS_L18" ], [ "INT_INTERFACE_LOGIC_OUTS_L19", "LOGIC_OUTS_L19" ], [ "INT_INTERFACE_LOGIC_OUTS_L20", "LOGIC_OUTS_L20" ], [ "INT_INTERFACE_LOGIC_OUTS_L21", "LOGIC_OUTS_L21" ], [ "INT_INTERFACE_LOGIC_OUTS_L22", "LOGIC_OUTS_L22" ], [ "INT_INTERFACE_LOGIC_OUTS_L23", "LOGIC_OUTS_L23" ], [ "INT_INTERFACE_MONITOR_N", "MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "NE2END0" ], [ "INT_INTERFACE_NE2A1", "NE2END1" ], [ "INT_INTERFACE_NE2A2", "NE2END2" ], [ "INT_INTERFACE_NE2A3", "NE2END3" ], [ "INT_INTERFACE_NE4BEG0", "NE6A0" ], [ "INT_INTERFACE_NE4BEG1", "NE6A1" ], [ "INT_INTERFACE_NE4BEG2", "NE6A2" ], [ "INT_INTERFACE_NE4BEG3", "NE6A3" ], [ "INT_INTERFACE_NE4C0", "NE6END0" ], [ "INT_INTERFACE_NE4C1", "NE6END1" ], [ "INT_INTERFACE_NE4C2", "NE6END2" ], [ "INT_INTERFACE_NE4C3", "NE6END3" ], [ "INT_INTERFACE_NW2A0", "NW2A0" ], [ "INT_INTERFACE_NW2A1", "NW2A1" ], [ "INT_INTERFACE_NW2A2", "NW2A2" ], [ "INT_INTERFACE_NW2A3", "NW2A3" ], [ "INT_INTERFACE_NW4A0", "NW6BEG0" ], [ "INT_INTERFACE_NW4A1", "NW6BEG1" ], [ "INT_INTERFACE_NW4A2", "NW6BEG2" ], [ "INT_INTERFACE_NW4A3", "NW6BEG3" ], [ "INT_INTERFACE_NW4END0", "NW6E0" ], [ "INT_INTERFACE_NW4END1", "NW6E1" ], [ "INT_INTERFACE_NW4END2", "NW6E2" ], [ "INT_INTERFACE_NW4END3", "NW6E3" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLK", "INT_PHASER_TO_IO_ICLK" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLKDIV", "INT_PHASER_TO_IO_ICLKDIV" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK", "INT_PHASER_TO_IO_OCLK" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90", "INT_PHASER_TO_IO_OCLK1X_90" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLKDIV", "INT_PHASER_TO_IO_OCLKDIV" ], [ "INT_INTERFACE_SE2A0", "SE2END0" ], [ "INT_INTERFACE_SE2A1", "SE2END1" ], [ "INT_INTERFACE_SE2A2", "SE2END2" ], [ "INT_INTERFACE_SE2A3", "SE2END3" ], [ "INT_INTERFACE_SE4BEG0", "SE6A0" ], [ "INT_INTERFACE_SE4BEG1", "SE6A1" ], [ "INT_INTERFACE_SE4BEG2", "SE6A2" ], [ "INT_INTERFACE_SE4BEG3", "SE6A3" ], [ "INT_INTERFACE_SE4C0", "SE6END0" ], [ "INT_INTERFACE_SE4C1", "SE6END1" ], [ "INT_INTERFACE_SE4C2", "SE6END2" ], [ "INT_INTERFACE_SE4C3", "SE6END3" ], [ "INT_INTERFACE_SW2A0", "SW2A0" ], [ "INT_INTERFACE_SW2A1", "SW2A1" ], [ "INT_INTERFACE_SW2A2", "SW2A2" ], [ "INT_INTERFACE_SW2A3", "SW2A3" ], [ "INT_INTERFACE_SW4A0", "SW6BEG0" ], [ "INT_INTERFACE_SW4A1", "SW6BEG1" ], [ "INT_INTERFACE_SW4A2", "SW6BEG2" ], [ "INT_INTERFACE_SW4A3", "SW6BEG3" ], [ "INT_INTERFACE_SW4END0", "SW6E0" ], [ "INT_INTERFACE_SW4END1", "SW6E1" ], [ "INT_INTERFACE_SW4END2", "SW6E2" ], [ "INT_INTERFACE_SW4END3", "SW6E3" ], [ "INT_INTERFACE_WL1END0", "WL1BEG0" ], [ "INT_INTERFACE_WL1END1", "WL1BEG1" ], [ "INT_INTERFACE_WL1END2", "WL1BEG2" ], [ "INT_INTERFACE_WL1END3", "WL1BEG3" ], [ "INT_INTERFACE_WR1END0", "WR1BEG0" ], [ "INT_INTERFACE_WR1END1", "WR1BEG1" ], [ "INT_INTERFACE_WR1END2", "WR1BEG2" ], [ "INT_INTERFACE_WR1END3", "WR1BEG3" ], [ "INT_INTERFACE_WW2A0", "WW2BEG0" ], [ "INT_INTERFACE_WW2A1", "WW2BEG1" ], [ "INT_INTERFACE_WW2A2", "WW2BEG2" ], [ "INT_INTERFACE_WW2A3", "WW2BEG3" ], [ "INT_INTERFACE_WW2END0", "WW2A0" ], [ "INT_INTERFACE_WW2END1", "WW2A1" ], [ "INT_INTERFACE_WW2END2", "WW2A2" ], [ "INT_INTERFACE_WW2END3", "WW2A3" ], [ "INT_INTERFACE_WW4A0", "WW4BEG0" ], [ "INT_INTERFACE_WW4A1", "WW4BEG1" ], [ "INT_INTERFACE_WW4A2", "WW4BEG2" ], [ "INT_INTERFACE_WW4A3", "WW4BEG3" ], [ "INT_INTERFACE_WW4B0", "WW4A0" ], [ "INT_INTERFACE_WW4B1", "WW4A1" ], [ "INT_INTERFACE_WW4B2", "WW4A2" ], [ "INT_INTERFACE_WW4B3", "WW4A3" ], [ "INT_INTERFACE_WW4C0", "WW4B0" ], [ "INT_INTERFACE_WW4C1", "WW4B1" ], [ "INT_INTERFACE_WW4C2", "WW4B2" ], [ "INT_INTERFACE_WW4C3", "WW4B3" ], [ "INT_INTERFACE_WW4END0", "WW4C0" ], [ "INT_INTERFACE_WW4END1", "WW4C1" ], [ "INT_INTERFACE_WW4END2", "WW4C2" ], [ "INT_INTERFACE_WW4END3", "WW4C3" ], [ "L_INT_INTER_DQS_IOTOPHASER", "INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "INT_INTERFACE_L", "VFRAME" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "VFRAME_BYP0" ], [ "INT_INTERFACE_BYP1", "VFRAME_BYP1" ], [ "INT_INTERFACE_BYP2", "VFRAME_BYP2" ], [ "INT_INTERFACE_BYP3", "VFRAME_BYP3" ], [ "INT_INTERFACE_BYP4", "VFRAME_BYP4" ], [ "INT_INTERFACE_BYP5", "VFRAME_BYP5" ], [ "INT_INTERFACE_BYP6", "VFRAME_BYP6" ], [ "INT_INTERFACE_BYP7", "VFRAME_BYP7" ], [ "INT_INTERFACE_CLK0", "VFRAME_CLK0" ], [ "INT_INTERFACE_CLK1", "VFRAME_CLK1" ], [ "INT_INTERFACE_CTRL0", "VFRAME_CTRL0" ], [ "INT_INTERFACE_CTRL1", "VFRAME_CTRL1" ], [ "INT_INTERFACE_EE2A0", "VFRAME_EE2A0" ], [ "INT_INTERFACE_EE2A1", "VFRAME_EE2A1" ], [ "INT_INTERFACE_EE2A2", "VFRAME_EE2A2" ], [ "INT_INTERFACE_EE2A3", "VFRAME_EE2A3" ], [ "INT_INTERFACE_EE2BEG0", "VFRAME_EE2BEG0" ], [ "INT_INTERFACE_EE2BEG1", "VFRAME_EE2BEG1" ], [ "INT_INTERFACE_EE2BEG2", "VFRAME_EE2BEG2" ], [ "INT_INTERFACE_EE2BEG3", "VFRAME_EE2BEG3" ], [ "INT_INTERFACE_EE4A0", "VFRAME_EE4A0" ], [ "INT_INTERFACE_EE4A1", "VFRAME_EE4A1" ], [ "INT_INTERFACE_EE4A2", "VFRAME_EE4A2" ], [ "INT_INTERFACE_EE4A3", "VFRAME_EE4A3" ], [ "INT_INTERFACE_EE4B0", "VFRAME_EE4B0" ], [ "INT_INTERFACE_EE4B1", "VFRAME_EE4B1" ], [ "INT_INTERFACE_EE4B2", "VFRAME_EE4B2" ], [ "INT_INTERFACE_EE4B3", "VFRAME_EE4B3" ], [ "INT_INTERFACE_EE4BEG0", "VFRAME_EE4BEG0" ], [ "INT_INTERFACE_EE4BEG1", "VFRAME_EE4BEG1" ], [ "INT_INTERFACE_EE4BEG2", "VFRAME_EE4BEG2" ], [ "INT_INTERFACE_EE4BEG3", "VFRAME_EE4BEG3" ], [ "INT_INTERFACE_EE4C0", "VFRAME_EE4C0" ], [ "INT_INTERFACE_EE4C1", "VFRAME_EE4C1" ], [ "INT_INTERFACE_EE4C2", "VFRAME_EE4C2" ], [ "INT_INTERFACE_EE4C3", "VFRAME_EE4C3" ], [ "INT_INTERFACE_EL1BEG0", "VFRAME_EL1BEG0" ], [ "INT_INTERFACE_EL1BEG1", "VFRAME_EL1BEG1" ], [ "INT_INTERFACE_EL1BEG2", "VFRAME_EL1BEG2" ], [ "INT_INTERFACE_EL1BEG3", "VFRAME_EL1BEG3" ], [ "INT_INTERFACE_ER1BEG0", "VFRAME_ER1BEG0" ], [ "INT_INTERFACE_ER1BEG1", "VFRAME_ER1BEG1" ], [ "INT_INTERFACE_ER1BEG2", "VFRAME_ER1BEG2" ], [ "INT_INTERFACE_ER1BEG3", "VFRAME_ER1BEG3" ], [ "INT_INTERFACE_FAN0", "VFRAME_FAN0" ], [ "INT_INTERFACE_FAN1", "VFRAME_FAN1" ], [ "INT_INTERFACE_FAN2", "VFRAME_FAN2" ], [ "INT_INTERFACE_FAN3", "VFRAME_FAN3" ], [ "INT_INTERFACE_FAN4", "VFRAME_FAN4" ], [ "INT_INTERFACE_FAN5", "VFRAME_FAN5" ], [ "INT_INTERFACE_FAN6", "VFRAME_FAN6" ], [ "INT_INTERFACE_FAN7", "VFRAME_FAN7" ], [ "INT_INTERFACE_IMUX0", "VFRAME_IMUX0" ], [ "INT_INTERFACE_IMUX1", "VFRAME_IMUX1" ], [ "INT_INTERFACE_IMUX2", "VFRAME_IMUX2" ], [ "INT_INTERFACE_IMUX3", "VFRAME_IMUX3" ], [ "INT_INTERFACE_IMUX4", "VFRAME_IMUX4" ], [ "INT_INTERFACE_IMUX5", "VFRAME_IMUX5" ], [ "INT_INTERFACE_IMUX6", "VFRAME_IMUX6" ], [ "INT_INTERFACE_IMUX7", "VFRAME_IMUX7" ], [ "INT_INTERFACE_IMUX8", "VFRAME_IMUX8" ], [ "INT_INTERFACE_IMUX9", "VFRAME_IMUX9" ], [ "INT_INTERFACE_IMUX10", "VFRAME_IMUX10" ], [ "INT_INTERFACE_IMUX11", "VFRAME_IMUX11" ], [ "INT_INTERFACE_IMUX12", "VFRAME_IMUX12" ], [ "INT_INTERFACE_IMUX13", "VFRAME_IMUX13" ], [ "INT_INTERFACE_IMUX14", "VFRAME_IMUX14" ], [ "INT_INTERFACE_IMUX15", "VFRAME_IMUX15" ], [ "INT_INTERFACE_IMUX16", "VFRAME_IMUX16" ], [ "INT_INTERFACE_IMUX17", "VFRAME_IMUX17" ], [ "INT_INTERFACE_IMUX18", "VFRAME_IMUX18" ], [ "INT_INTERFACE_IMUX19", "VFRAME_IMUX19" ], [ "INT_INTERFACE_IMUX20", "VFRAME_IMUX20" ], [ "INT_INTERFACE_IMUX21", "VFRAME_IMUX21" ], [ "INT_INTERFACE_IMUX22", "VFRAME_IMUX22" ], [ "INT_INTERFACE_IMUX23", "VFRAME_IMUX23" ], [ "INT_INTERFACE_IMUX24", "VFRAME_IMUX24" ], [ "INT_INTERFACE_IMUX25", "VFRAME_IMUX25" ], [ "INT_INTERFACE_IMUX26", "VFRAME_IMUX26" ], [ "INT_INTERFACE_IMUX27", "VFRAME_IMUX27" ], [ "INT_INTERFACE_IMUX28", "VFRAME_IMUX28" ], [ "INT_INTERFACE_IMUX29", "VFRAME_IMUX29" ], [ "INT_INTERFACE_IMUX30", "VFRAME_IMUX30" ], [ "INT_INTERFACE_IMUX31", "VFRAME_IMUX31" ], [ "INT_INTERFACE_IMUX32", "VFRAME_IMUX32" ], [ "INT_INTERFACE_IMUX33", "VFRAME_IMUX33" ], [ "INT_INTERFACE_IMUX34", "VFRAME_IMUX34" ], [ "INT_INTERFACE_IMUX35", "VFRAME_IMUX35" ], [ "INT_INTERFACE_IMUX36", "VFRAME_IMUX36" ], [ "INT_INTERFACE_IMUX37", "VFRAME_IMUX37" ], [ "INT_INTERFACE_IMUX38", "VFRAME_IMUX38" ], [ "INT_INTERFACE_IMUX39", "VFRAME_IMUX39" ], [ "INT_INTERFACE_IMUX40", "VFRAME_IMUX40" ], [ "INT_INTERFACE_IMUX41", "VFRAME_IMUX41" ], [ "INT_INTERFACE_IMUX42", "VFRAME_IMUX42" ], [ "INT_INTERFACE_IMUX43", "VFRAME_IMUX43" ], [ "INT_INTERFACE_IMUX44", "VFRAME_IMUX44" ], [ "INT_INTERFACE_IMUX45", "VFRAME_IMUX45" ], [ "INT_INTERFACE_IMUX46", "VFRAME_IMUX46" ], [ "INT_INTERFACE_IMUX47", "VFRAME_IMUX47" ], [ "INT_INTERFACE_LH1", "VFRAME_LH1" ], [ "INT_INTERFACE_LH2", "VFRAME_LH2" ], [ "INT_INTERFACE_LH3", "VFRAME_LH3" ], [ "INT_INTERFACE_LH4", "VFRAME_LH4" ], [ "INT_INTERFACE_LH5", "VFRAME_LH5" ], [ "INT_INTERFACE_LH6", "VFRAME_LH6" ], [ "INT_INTERFACE_LH7", "VFRAME_LH7" ], [ "INT_INTERFACE_LH8", "VFRAME_LH8" ], [ "INT_INTERFACE_LH9", "VFRAME_LH9" ], [ "INT_INTERFACE_LH10", "VFRAME_LH10" ], [ "INT_INTERFACE_LH11", "VFRAME_LH11" ], [ "INT_INTERFACE_LH12", "VFRAME_LH12" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "VFRAME_LOGIC_OUTS_B8" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "VFRAME_LOGIC_OUTS_B9" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "VFRAME_LOGIC_OUTS_B10" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "VFRAME_LOGIC_OUTS_B11" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "VFRAME_LOGIC_OUTS_B12" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "VFRAME_LOGIC_OUTS_B13" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "VFRAME_LOGIC_OUTS_B14" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "VFRAME_LOGIC_OUTS_B15" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "VFRAME_LOGIC_OUTS_B16" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "VFRAME_LOGIC_OUTS_B17" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "VFRAME_LOGIC_OUTS_B18" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "VFRAME_LOGIC_OUTS_B19" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "VFRAME_LOGIC_OUTS_B20" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "VFRAME_LOGIC_OUTS_B21" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "VFRAME_LOGIC_OUTS_B22" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "VFRAME_LOGIC_OUTS_B23" ], [ "INT_INTERFACE_MONITOR_N", "VFRAME_MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "VFRAME_MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "VFRAME_NE2A0" ], [ "INT_INTERFACE_NE2A1", "VFRAME_NE2A1" ], [ "INT_INTERFACE_NE2A2", "VFRAME_NE2A2" ], [ "INT_INTERFACE_NE2A3", "VFRAME_NE2A3" ], [ "INT_INTERFACE_NE4BEG0", "VFRAME_NE4BEG0" ], [ "INT_INTERFACE_NE4BEG1", "VFRAME_NE4BEG1" ], [ "INT_INTERFACE_NE4BEG2", "VFRAME_NE4BEG2" ], [ "INT_INTERFACE_NE4BEG3", "VFRAME_NE4BEG3" ], [ "INT_INTERFACE_NE4C0", "VFRAME_NE4C0" ], [ "INT_INTERFACE_NE4C1", "VFRAME_NE4C1" ], [ "INT_INTERFACE_NE4C2", "VFRAME_NE4C2" ], [ "INT_INTERFACE_NE4C3", "VFRAME_NE4C3" ], [ "INT_INTERFACE_NW2A0", "VFRAME_NW2A0" ], [ "INT_INTERFACE_NW2A1", "VFRAME_NW2A1" ], [ "INT_INTERFACE_NW2A2", "VFRAME_NW2A2" ], [ "INT_INTERFACE_NW2A3", "VFRAME_NW2A3" ], [ "INT_INTERFACE_NW4A0", "VFRAME_NW4A0" ], [ "INT_INTERFACE_NW4A1", "VFRAME_NW4A1" ], [ "INT_INTERFACE_NW4A2", "VFRAME_NW4A2" ], [ "INT_INTERFACE_NW4A3", "VFRAME_NW4A3" ], [ "INT_INTERFACE_NW4END0", "VFRAME_NW4END0" ], [ "INT_INTERFACE_NW4END1", "VFRAME_NW4END1" ], [ "INT_INTERFACE_NW4END2", "VFRAME_NW4END2" ], [ "INT_INTERFACE_NW4END3", "VFRAME_NW4END3" ], [ "INT_INTERFACE_SE2A0", "VFRAME_SE2A0" ], [ "INT_INTERFACE_SE2A1", "VFRAME_SE2A1" ], [ "INT_INTERFACE_SE2A2", "VFRAME_SE2A2" ], [ "INT_INTERFACE_SE2A3", "VFRAME_SE2A3" ], [ "INT_INTERFACE_SE4BEG0", "VFRAME_SE4BEG0" ], [ "INT_INTERFACE_SE4BEG1", "VFRAME_SE4BEG1" ], [ "INT_INTERFACE_SE4BEG2", "VFRAME_SE4BEG2" ], [ "INT_INTERFACE_SE4BEG3", "VFRAME_SE4BEG3" ], [ "INT_INTERFACE_SE4C0", "VFRAME_SE4C0" ], [ "INT_INTERFACE_SE4C1", "VFRAME_SE4C1" ], [ "INT_INTERFACE_SE4C2", "VFRAME_SE4C2" ], [ "INT_INTERFACE_SE4C3", "VFRAME_SE4C3" ], [ "INT_INTERFACE_SW2A0", "VFRAME_SW2A0" ], [ "INT_INTERFACE_SW2A1", "VFRAME_SW2A1" ], [ "INT_INTERFACE_SW2A2", "VFRAME_SW2A2" ], [ "INT_INTERFACE_SW2A3", "VFRAME_SW2A3" ], [ "INT_INTERFACE_SW4A0", "VFRAME_SW4A0" ], [ "INT_INTERFACE_SW4A1", "VFRAME_SW4A1" ], [ "INT_INTERFACE_SW4A2", "VFRAME_SW4A2" ], [ "INT_INTERFACE_SW4A3", "VFRAME_SW4A3" ], [ "INT_INTERFACE_SW4END0", "VFRAME_SW4END0" ], [ "INT_INTERFACE_SW4END1", "VFRAME_SW4END1" ], [ "INT_INTERFACE_SW4END2", "VFRAME_SW4END2" ], [ "INT_INTERFACE_SW4END3", "VFRAME_SW4END3" ], [ "INT_INTERFACE_WL1END0", "VFRAME_WL1END0" ], [ "INT_INTERFACE_WL1END1", "VFRAME_WL1END1" ], [ "INT_INTERFACE_WL1END2", "VFRAME_WL1END2" ], [ "INT_INTERFACE_WL1END3", "VFRAME_WL1END3" ], [ "INT_INTERFACE_WR1END0", "VFRAME_WR1END0" ], [ "INT_INTERFACE_WR1END1", "VFRAME_WR1END1" ], [ "INT_INTERFACE_WR1END2", "VFRAME_WR1END2" ], [ "INT_INTERFACE_WR1END3", "VFRAME_WR1END3" ], [ "INT_INTERFACE_WW2A0", "VFRAME_WW2A0" ], [ "INT_INTERFACE_WW2A1", "VFRAME_WW2A1" ], [ "INT_INTERFACE_WW2A2", "VFRAME_WW2A2" ], [ "INT_INTERFACE_WW2A3", "VFRAME_WW2A3" ], [ "INT_INTERFACE_WW2END0", "VFRAME_WW2END0" ], [ "INT_INTERFACE_WW2END1", "VFRAME_WW2END1" ], [ "INT_INTERFACE_WW2END2", "VFRAME_WW2END2" ], [ "INT_INTERFACE_WW2END3", "VFRAME_WW2END3" ], [ "INT_INTERFACE_WW4A0", "VFRAME_WW4A0" ], [ "INT_INTERFACE_WW4A1", "VFRAME_WW4A1" ], [ "INT_INTERFACE_WW4A2", "VFRAME_WW4A2" ], [ "INT_INTERFACE_WW4A3", "VFRAME_WW4A3" ], [ "INT_INTERFACE_WW4B0", "VFRAME_WW4B0" ], [ "INT_INTERFACE_WW4B1", "VFRAME_WW4B1" ], [ "INT_INTERFACE_WW4B2", "VFRAME_WW4B2" ], [ "INT_INTERFACE_WW4B3", "VFRAME_WW4B3" ], [ "INT_INTERFACE_WW4C0", "VFRAME_WW4C0" ], [ "INT_INTERFACE_WW4C1", "VFRAME_WW4C1" ], [ "INT_INTERFACE_WW4C2", "VFRAME_WW4C2" ], [ "INT_INTERFACE_WW4C3", "VFRAME_WW4C3" ], [ "INT_INTERFACE_WW4END0", "VFRAME_WW4END0" ], [ "INT_INTERFACE_WW4END1", "VFRAME_WW4END1" ], [ "INT_INTERFACE_WW4END2", "VFRAME_WW4END2" ], [ "INT_INTERFACE_WW4END3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "INT_INTERFACE_R", "INT_R" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "BYP0" ], [ "INT_INTERFACE_BYP1", "BYP1" ], [ "INT_INTERFACE_BYP2", "BYP2" ], [ "INT_INTERFACE_BYP3", "BYP3" ], [ "INT_INTERFACE_BYP4", "BYP4" ], [ "INT_INTERFACE_BYP5", "BYP5" ], [ "INT_INTERFACE_BYP6", "BYP6" ], [ "INT_INTERFACE_BYP7", "BYP7" ], [ "INT_INTERFACE_CLK0", "CLK0" ], [ "INT_INTERFACE_CLK1", "CLK1" ], [ "INT_INTERFACE_CTRL0", "CTRL0" ], [ "INT_INTERFACE_CTRL1", "CTRL1" ], [ "INT_INTERFACE_EE2A0", "EE2A0" ], [ "INT_INTERFACE_EE2A1", "EE2A1" ], [ "INT_INTERFACE_EE2A2", "EE2A2" ], [ "INT_INTERFACE_EE2A3", "EE2A3" ], [ "INT_INTERFACE_EE2BEG0", "EE2BEG0" ], [ "INT_INTERFACE_EE2BEG1", "EE2BEG1" ], [ "INT_INTERFACE_EE2BEG2", "EE2BEG2" ], [ "INT_INTERFACE_EE2BEG3", "EE2BEG3" ], [ "INT_INTERFACE_EE4A0", "EE4A0" ], [ "INT_INTERFACE_EE4A1", "EE4A1" ], [ "INT_INTERFACE_EE4A2", "EE4A2" ], [ "INT_INTERFACE_EE4A3", "EE4A3" ], [ "INT_INTERFACE_EE4B0", "EE4B0" ], [ "INT_INTERFACE_EE4B1", "EE4B1" ], [ "INT_INTERFACE_EE4B2", "EE4B2" ], [ "INT_INTERFACE_EE4B3", "EE4B3" ], [ "INT_INTERFACE_EE4BEG0", "EE4BEG0" ], [ "INT_INTERFACE_EE4BEG1", "EE4BEG1" ], [ "INT_INTERFACE_EE4BEG2", "EE4BEG2" ], [ "INT_INTERFACE_EE4BEG3", "EE4BEG3" ], [ "INT_INTERFACE_EE4C0", "EE4C0" ], [ "INT_INTERFACE_EE4C1", "EE4C1" ], [ "INT_INTERFACE_EE4C2", "EE4C2" ], [ "INT_INTERFACE_EE4C3", "EE4C3" ], [ "INT_INTERFACE_EL1BEG0", "EL1BEG0" ], [ "INT_INTERFACE_EL1BEG1", "EL1BEG1" ], [ "INT_INTERFACE_EL1BEG2", "EL1BEG2" ], [ "INT_INTERFACE_EL1BEG3", "EL1BEG3" ], [ "INT_INTERFACE_ER1BEG0", "ER1BEG0" ], [ "INT_INTERFACE_ER1BEG1", "ER1BEG1" ], [ "INT_INTERFACE_ER1BEG2", "ER1BEG2" ], [ "INT_INTERFACE_ER1BEG3", "ER1BEG3" ], [ "INT_INTERFACE_FAN0", "FAN0" ], [ "INT_INTERFACE_FAN1", "FAN1" ], [ "INT_INTERFACE_FAN2", "FAN2" ], [ "INT_INTERFACE_FAN3", "FAN3" ], [ "INT_INTERFACE_FAN4", "FAN4" ], [ "INT_INTERFACE_FAN5", "FAN5" ], [ "INT_INTERFACE_FAN6", "FAN6" ], [ "INT_INTERFACE_FAN7", "FAN7" ], [ "INT_INTERFACE_IMUX0", "IMUX0" ], [ "INT_INTERFACE_IMUX1", "IMUX1" ], [ "INT_INTERFACE_IMUX2", "IMUX2" ], [ "INT_INTERFACE_IMUX3", "IMUX3" ], [ "INT_INTERFACE_IMUX4", "IMUX4" ], [ "INT_INTERFACE_IMUX5", "IMUX5" ], [ "INT_INTERFACE_IMUX6", "IMUX6" ], [ "INT_INTERFACE_IMUX7", "IMUX7" ], [ "INT_INTERFACE_IMUX8", "IMUX8" ], [ "INT_INTERFACE_IMUX9", "IMUX9" ], [ "INT_INTERFACE_IMUX10", "IMUX10" ], [ "INT_INTERFACE_IMUX11", "IMUX11" ], [ "INT_INTERFACE_IMUX12", "IMUX12" ], [ "INT_INTERFACE_IMUX13", "IMUX13" ], [ "INT_INTERFACE_IMUX14", "IMUX14" ], [ "INT_INTERFACE_IMUX15", "IMUX15" ], [ "INT_INTERFACE_IMUX16", "IMUX16" ], [ "INT_INTERFACE_IMUX17", "IMUX17" ], [ "INT_INTERFACE_IMUX18", "IMUX18" ], [ "INT_INTERFACE_IMUX19", "IMUX19" ], [ "INT_INTERFACE_IMUX20", "IMUX20" ], [ "INT_INTERFACE_IMUX21", "IMUX21" ], [ "INT_INTERFACE_IMUX22", "IMUX22" ], [ "INT_INTERFACE_IMUX23", "IMUX23" ], [ "INT_INTERFACE_IMUX24", "IMUX24" ], [ "INT_INTERFACE_IMUX25", "IMUX25" ], [ "INT_INTERFACE_IMUX26", "IMUX26" ], [ "INT_INTERFACE_IMUX27", "IMUX27" ], [ "INT_INTERFACE_IMUX28", "IMUX28" ], [ "INT_INTERFACE_IMUX29", "IMUX29" ], [ "INT_INTERFACE_IMUX30", "IMUX30" ], [ "INT_INTERFACE_IMUX31", "IMUX31" ], [ "INT_INTERFACE_IMUX32", "IMUX32" ], [ "INT_INTERFACE_IMUX33", "IMUX33" ], [ "INT_INTERFACE_IMUX34", "IMUX34" ], [ "INT_INTERFACE_IMUX35", "IMUX35" ], [ "INT_INTERFACE_IMUX36", "IMUX36" ], [ "INT_INTERFACE_IMUX37", "IMUX37" ], [ "INT_INTERFACE_IMUX38", "IMUX38" ], [ "INT_INTERFACE_IMUX39", "IMUX39" ], [ "INT_INTERFACE_IMUX40", "IMUX40" ], [ "INT_INTERFACE_IMUX41", "IMUX41" ], [ "INT_INTERFACE_IMUX42", "IMUX42" ], [ "INT_INTERFACE_IMUX43", "IMUX43" ], [ "INT_INTERFACE_IMUX44", "IMUX44" ], [ "INT_INTERFACE_IMUX45", "IMUX45" ], [ "INT_INTERFACE_IMUX46", "IMUX46" ], [ "INT_INTERFACE_IMUX47", "IMUX47" ], [ "INT_INTERFACE_LH1", "LH1" ], [ "INT_INTERFACE_LH2", "LH2" ], [ "INT_INTERFACE_LH3", "LH3" ], [ "INT_INTERFACE_LH4", "LH4" ], [ "INT_INTERFACE_LH5", "LH5" ], [ "INT_INTERFACE_LH6", "LH6" ], [ "INT_INTERFACE_LH7", "LH7" ], [ "INT_INTERFACE_LH8", "LH8" ], [ "INT_INTERFACE_LH9", "LH9" ], [ "INT_INTERFACE_LH10", "LH10" ], [ "INT_INTERFACE_LH11", "LH11" ], [ "INT_INTERFACE_LH12", "LH12" ], [ "INT_INTERFACE_LOGIC_OUTS0", "LOGIC_OUTS0" ], [ "INT_INTERFACE_LOGIC_OUTS1", "LOGIC_OUTS1" ], [ "INT_INTERFACE_LOGIC_OUTS2", "LOGIC_OUTS2" ], [ "INT_INTERFACE_LOGIC_OUTS3", "LOGIC_OUTS3" ], [ "INT_INTERFACE_LOGIC_OUTS4", "LOGIC_OUTS4" ], [ "INT_INTERFACE_LOGIC_OUTS5", "LOGIC_OUTS5" ], [ "INT_INTERFACE_LOGIC_OUTS6", "LOGIC_OUTS6" ], [ "INT_INTERFACE_LOGIC_OUTS7", "LOGIC_OUTS7" ], [ "INT_INTERFACE_LOGIC_OUTS8", "LOGIC_OUTS8" ], [ "INT_INTERFACE_LOGIC_OUTS9", "LOGIC_OUTS9" ], [ "INT_INTERFACE_LOGIC_OUTS10", "LOGIC_OUTS10" ], [ "INT_INTERFACE_LOGIC_OUTS11", "LOGIC_OUTS11" ], [ "INT_INTERFACE_LOGIC_OUTS12", "LOGIC_OUTS12" ], [ "INT_INTERFACE_LOGIC_OUTS13", "LOGIC_OUTS13" ], [ "INT_INTERFACE_LOGIC_OUTS14", "LOGIC_OUTS14" ], [ "INT_INTERFACE_LOGIC_OUTS15", "LOGIC_OUTS15" ], [ "INT_INTERFACE_LOGIC_OUTS16", "LOGIC_OUTS16" ], [ "INT_INTERFACE_LOGIC_OUTS17", "LOGIC_OUTS17" ], [ "INT_INTERFACE_LOGIC_OUTS18", "LOGIC_OUTS18" ], [ "INT_INTERFACE_LOGIC_OUTS19", "LOGIC_OUTS19" ], [ "INT_INTERFACE_LOGIC_OUTS20", "LOGIC_OUTS20" ], [ "INT_INTERFACE_LOGIC_OUTS21", "LOGIC_OUTS21" ], [ "INT_INTERFACE_LOGIC_OUTS22", "LOGIC_OUTS22" ], [ "INT_INTERFACE_LOGIC_OUTS23", "LOGIC_OUTS23" ], [ "INT_INTERFACE_MONITOR_N", "MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "NE2A0" ], [ "INT_INTERFACE_NE2A1", "NE2A1" ], [ "INT_INTERFACE_NE2A2", "NE2A2" ], [ "INT_INTERFACE_NE2A3", "NE2A3" ], [ "INT_INTERFACE_NE4BEG0", "NE6BEG0" ], [ "INT_INTERFACE_NE4BEG1", "NE6BEG1" ], [ "INT_INTERFACE_NE4BEG2", "NE6BEG2" ], [ "INT_INTERFACE_NE4BEG3", "NE6BEG3" ], [ "INT_INTERFACE_NE4C0", "NE6E0" ], [ "INT_INTERFACE_NE4C1", "NE6E1" ], [ "INT_INTERFACE_NE4C2", "NE6E2" ], [ "INT_INTERFACE_NE4C3", "NE6E3" ], [ "INT_INTERFACE_NW2A0", "NW2END0" ], [ "INT_INTERFACE_NW2A1", "NW2END1" ], [ "INT_INTERFACE_NW2A2", "NW2END2" ], [ "INT_INTERFACE_NW2A3", "NW2END3" ], [ "INT_INTERFACE_NW4A0", "NW6A0" ], [ "INT_INTERFACE_NW4A1", "NW6A1" ], [ "INT_INTERFACE_NW4A2", "NW6A2" ], [ "INT_INTERFACE_NW4A3", "NW6A3" ], [ "INT_INTERFACE_NW4END0", "NW6END0" ], [ "INT_INTERFACE_NW4END1", "NW6END1" ], [ "INT_INTERFACE_NW4END2", "NW6END2" ], [ "INT_INTERFACE_NW4END3", "NW6END3" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLK", "INT_PHASER_TO_IO_ICLK" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLKDIV", "INT_PHASER_TO_IO_ICLKDIV" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK", "INT_PHASER_TO_IO_OCLK" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90", "INT_PHASER_TO_IO_OCLK1X_90" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLKDIV", "INT_PHASER_TO_IO_OCLKDIV" ], [ "INT_INTERFACE_SE2A0", "SE2A0" ], [ "INT_INTERFACE_SE2A1", "SE2A1" ], [ "INT_INTERFACE_SE2A2", "SE2A2" ], [ "INT_INTERFACE_SE2A3", "SE2A3" ], [ "INT_INTERFACE_SE4BEG0", "SE6BEG0" ], [ "INT_INTERFACE_SE4BEG1", "SE6BEG1" ], [ "INT_INTERFACE_SE4BEG2", "SE6BEG2" ], [ "INT_INTERFACE_SE4BEG3", "SE6BEG3" ], [ "INT_INTERFACE_SE4C0", "SE6E0" ], [ "INT_INTERFACE_SE4C1", "SE6E1" ], [ "INT_INTERFACE_SE4C2", "SE6E2" ], [ "INT_INTERFACE_SE4C3", "SE6E3" ], [ "INT_INTERFACE_SW2A0", "SW2END0" ], [ "INT_INTERFACE_SW2A1", "SW2END1" ], [ "INT_INTERFACE_SW2A2", "SW2END2" ], [ "INT_INTERFACE_SW2A3", "SW2END3" ], [ "INT_INTERFACE_SW4A0", "SW6A0" ], [ "INT_INTERFACE_SW4A1", "SW6A1" ], [ "INT_INTERFACE_SW4A2", "SW6A2" ], [ "INT_INTERFACE_SW4A3", "SW6A3" ], [ "INT_INTERFACE_SW4END0", "SW6END0" ], [ "INT_INTERFACE_SW4END1", "SW6END1" ], [ "INT_INTERFACE_SW4END2", "SW6END2" ], [ "INT_INTERFACE_SW4END3", "SW6END3" ], [ "INT_INTERFACE_WL1END0", "WL1END0" ], [ "INT_INTERFACE_WL1END1", "WL1END1" ], [ "INT_INTERFACE_WL1END2", "WL1END2" ], [ "INT_INTERFACE_WL1END3", "WL1END3" ], [ "INT_INTERFACE_WR1END0", "WR1END0" ], [ "INT_INTERFACE_WR1END1", "WR1END1" ], [ "INT_INTERFACE_WR1END2", "WR1END2" ], [ "INT_INTERFACE_WR1END3", "WR1END3" ], [ "INT_INTERFACE_WW2A0", "WW2A0" ], [ "INT_INTERFACE_WW2A1", "WW2A1" ], [ "INT_INTERFACE_WW2A2", "WW2A2" ], [ "INT_INTERFACE_WW2A3", "WW2A3" ], [ "INT_INTERFACE_WW2END0", "WW2END0" ], [ "INT_INTERFACE_WW2END1", "WW2END1" ], [ "INT_INTERFACE_WW2END2", "WW2END2" ], [ "INT_INTERFACE_WW2END3", "WW2END3" ], [ "INT_INTERFACE_WW4A0", "WW4A0" ], [ "INT_INTERFACE_WW4A1", "WW4A1" ], [ "INT_INTERFACE_WW4A2", "WW4A2" ], [ "INT_INTERFACE_WW4A3", "WW4A3" ], [ "INT_INTERFACE_WW4B0", "WW4B0" ], [ "INT_INTERFACE_WW4B1", "WW4B1" ], [ "INT_INTERFACE_WW4B2", "WW4B2" ], [ "INT_INTERFACE_WW4B3", "WW4B3" ], [ "INT_INTERFACE_WW4C0", "WW4C0" ], [ "INT_INTERFACE_WW4C1", "WW4C1" ], [ "INT_INTERFACE_WW4C2", "WW4C2" ], [ "INT_INTERFACE_WW4C3", "WW4C3" ], [ "INT_INTERFACE_WW4END0", "WW4END0" ], [ "INT_INTERFACE_WW4END1", "WW4END1" ], [ "INT_INTERFACE_WW4END2", "WW4END2" ], [ "INT_INTERFACE_WW4END3", "WW4END3" ], [ "L_INT_INTER_DQS_IOTOPHASER", "INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "INT_L", "INT_L" ], "wire_pairs": [ [ "BYP_BOUNCE2", "BYP_BOUNCE_N3_2" ], [ "BYP_BOUNCE3", "BYP_BOUNCE_N3_3" ], [ "BYP_BOUNCE6", "BYP_BOUNCE_N3_6" ], [ "BYP_BOUNCE7", "BYP_BOUNCE_N3_7" ], [ "EL1BEG3", "EL1BEG_N3" ], [ "ER1END3", "ER1END_N3_3" ], [ "LVB_L0", "LVB_L1" ], [ "LVB_L1", "LVB_L2" ], [ "LVB_L2", "LVB_L3" ], [ "LVB_L3", "LVB_L4" ], [ "LVB_L4", "LVB_L5" ], [ "LVB_L5", "LVB_L6" ], [ "LVB_L6", "LVB_L7" ], [ "LVB_L7", "LVB_L8" ], [ "LVB_L8", "LVB_L9" ], [ "LVB_L10", "LVB_L11" ], [ "LVB_L11", "LVB_L12" ], [ "LV_L0", "LV_L1" ], [ "LV_L1", "LV_L2" ], [ "LV_L2", "LV_L3" ], [ "LV_L3", "LV_L4" ], [ "LV_L4", "LV_L5" ], [ "LV_L5", "LV_L6" ], [ "LV_L6", "LV_L7" ], [ "LV_L7", "LV_L8" ], [ "LV_L8", "LV_L9" ], [ "LV_L10", "LV_L11" ], [ "LV_L11", "LV_L12" ], [ "LV_L12", "LV_L13" ], [ "LV_L13", "LV_L14" ], [ "LV_L14", "LV_L15" ], [ "LV_L15", "LV_L16" ], [ "LV_L16", "LV_L17" ], [ "LV_L17", "LV_L18" ], [ "NE6A0", "NE6B0" ], [ "NE6A1", "NE6B1" ], [ "NE6A2", "NE6B2" ], [ "NE6A3", "NE6B3" ], [ "NE6B0", "NE6C0" ], [ "NE6B1", "NE6C1" ], [ "NE6B2", "NE6C2" ], [ "NE6B3", "NE6C3" ], [ "NE6C0", "NE6D0" ], [ "NE6C1", "NE6D1" ], [ "NE6C2", "NE6D2" ], [ "NE6C3", "NE6D3" ], [ "NE6D0", "NE6E0" ], [ "NE6D1", "NE6E1" ], [ "NE6D2", "NE6E2" ], [ "NE6D3", "NE6E3" ], [ "NL1BEG0", "NL1END0" ], [ "NL1BEG1", "NL1END1" ], [ "NL1BEG2", "NL1END2" ], [ "NN2A0", "NN2END0" ], [ "NN2A1", "NN2END1" ], [ "NN2A2", "NN2END2" ], [ "NN2A3", "NN2END3" ], [ "NN6A0", "NN6B0" ], [ "NN6A1", "NN6B1" ], [ "NN6A2", "NN6B2" ], [ "NN6A3", "NN6B3" ], [ "NN6B0", "NN6C0" ], [ "NN6B1", "NN6C1" ], [ "NN6B2", "NN6C2" ], [ "NN6B3", "NN6C3" ], [ "NN6C0", "NN6D0" ], [ "NN6C1", "NN6D1" ], [ "NN6C2", "NN6D2" ], [ "NN6C3", "NN6D3" ], [ "NN6D0", "NN6E0" ], [ "NN6D1", "NN6E1" ], [ "NN6D2", "NN6E2" ], [ "NN6D3", "NN6E3" ], [ "NN6E0", "NN6END0" ], [ "NN6E1", "NN6END1" ], [ "NN6E2", "NN6END2" ], [ "NN6E3", "NN6END3" ], [ "NR1BEG0", "NR1END0" ], [ "NR1BEG1", "NR1END1" ], [ "NR1BEG2", "NR1END2" ], [ "NR1BEG3", "NR1END3" ], [ "NW6A0", "NW6B0" ], [ "NW6A1", "NW6B1" ], [ "NW6A2", "NW6B2" ], [ "NW6A3", "NW6B3" ], [ "NW6B0", "NW6C0" ], [ "NW6B1", "NW6C1" ], [ "NW6B2", "NW6C2" ], [ "NW6B3", "NW6C3" ], [ "NW6C0", "NW6D0" ], [ "NW6C1", "NW6D1" ], [ "NW6C2", "NW6D2" ], [ "NW6C3", "NW6D3" ], [ "NW6D0", "NW6E0" ], [ "NW6D1", "NW6E1" ], [ "NW6D2", "NW6E2" ], [ "NW6D3", "NW6E3" ], [ "SE2A0", "SE2BEG0" ], [ "SE2A1", "SE2BEG1" ], [ "SE2A2", "SE2BEG2" ], [ "SE2A3", "SE2BEG3" ], [ "SR1END3", "SR1END_N3_3" ], [ "SS2A0", "SS2BEG0" ], [ "SS2A1", "SS2BEG1" ], [ "SS2A2", "SS2BEG2" ], [ "SS2A3", "SS2BEG3" ], [ "SS2END3", "SS2END_N0_3" ], [ "SS6A0", "SS6BEG0" ], [ "SS6A1", "SS6BEG1" ], [ "SS6A2", "SS6BEG2" ], [ "SS6A3", "SS6BEG3" ], [ "SS6END3", "SS6END_N0_3" ], [ "SW2A0", "SW2BEG0" ], [ "SW2A1", "SW2BEG1" ], [ "SW2A2", "SW2BEG2" ], [ "SW2A3", "SW2BEG3" ], [ "SW2END3", "SW2END_N0_3" ], [ "SW6END3", "SW6END_N0_3" ], [ "WL1BEG3", "WL1BEG_N3" ], [ "WL1END3", "WL1END_N1_3" ], [ "WW2END3", "WW2END_N0_3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "INT_L", "INT_L" ], "wire_pairs": [ [ "EL1END0", "EL1END_S3_0" ], [ "ER1BEG0", "ER1BEG_S0" ], [ "FAN_BOUNCE0", "FAN_BOUNCE_S3_0" ], [ "FAN_BOUNCE2", "FAN_BOUNCE_S3_2" ], [ "FAN_BOUNCE4", "FAN_BOUNCE_S3_4" ], [ "FAN_BOUNCE6", "FAN_BOUNCE_S3_6" ], [ "GCLK_L_B6", "GCLK_L_B6" ], [ "GCLK_L_B7", "GCLK_L_B7" ], [ "GCLK_L_B8", "GCLK_L_B8" ], [ "GCLK_L_B9", "GCLK_L_B9" ], [ "GCLK_L_B10", "GCLK_L_B10" ], [ "GCLK_L_B11", "GCLK_L_B11" ], [ "LVB_L10", "LVB_L9" ], [ "LV_L10", "LV_L9" ], [ "NE2A0", "NE2BEG0" ], [ "NE2A1", "NE2BEG1" ], [ "NE2A2", "NE2BEG2" ], [ "NE2A3", "NE2BEG3" ], [ "NE2END0", "NE2END_S3_0" ], [ "NL1END0", "NL1END_S3_0" ], [ "NN2A0", "NN2BEG0" ], [ "NN2A1", "NN2BEG1" ], [ "NN2A2", "NN2BEG2" ], [ "NN2A3", "NN2BEG3" ], [ "NN2END0", "NN2END_S2_0" ], [ "NN6A0", "NN6BEG0" ], [ "NN6A1", "NN6BEG1" ], [ "NN6A2", "NN6BEG2" ], [ "NN6A3", "NN6BEG3" ], [ "NN6END0", "NN6END_S1_0" ], [ "NW2A0", "NW2BEG0" ], [ "NW2A1", "NW2BEG1" ], [ "NW2A2", "NW2BEG2" ], [ "NW2A3", "NW2BEG3" ], [ "NW2END0", "NW2END_S0_0" ], [ "NW6END0", "NW6END_S0_0" ], [ "SE6A0", "SE6B0" ], [ "SE6A1", "SE6B1" ], [ "SE6A2", "SE6B2" ], [ "SE6A3", "SE6B3" ], [ "SE6B0", "SE6C0" ], [ "SE6B1", "SE6C1" ], [ "SE6B2", "SE6C2" ], [ "SE6B3", "SE6C3" ], [ "SE6C0", "SE6D0" ], [ "SE6C1", "SE6D1" ], [ "SE6C2", "SE6D2" ], [ "SE6C3", "SE6D3" ], [ "SE6D0", "SE6E0" ], [ "SE6D1", "SE6E1" ], [ "SE6D2", "SE6E2" ], [ "SE6D3", "SE6E3" ], [ "SL1BEG0", "SL1END0" ], [ "SL1BEG1", "SL1END1" ], [ "SL1BEG2", "SL1END2" ], [ "SL1BEG3", "SL1END3" ], [ "SR1BEG1", "SR1END1" ], [ "SR1BEG2", "SR1END2" ], [ "SR1BEG3", "SR1END3" ], [ "SS2A0", "SS2END0" ], [ "SS2A1", "SS2END1" ], [ "SS2A2", "SS2END2" ], [ "SS2A3", "SS2END3" ], [ "SS6A0", "SS6B0" ], [ "SS6A1", "SS6B1" ], [ "SS6A2", "SS6B2" ], [ "SS6A3", "SS6B3" ], [ "SS6B0", "SS6C0" ], [ "SS6B1", "SS6C1" ], [ "SS6B2", "SS6C2" ], [ "SS6B3", "SS6C3" ], [ "SS6C0", "SS6D0" ], [ "SS6C1", "SS6D1" ], [ "SS6C2", "SS6D2" ], [ "SS6C3", "SS6D3" ], [ "SS6D0", "SS6E0" ], [ "SS6D1", "SS6E1" ], [ "SS6D2", "SS6E2" ], [ "SS6D3", "SS6E3" ], [ "SS6E0", "SS6END0" ], [ "SS6E1", "SS6END1" ], [ "SS6E2", "SS6END2" ], [ "SS6E3", "SS6END3" ], [ "SW6A0", "SW6B0" ], [ "SW6A1", "SW6B1" ], [ "SW6A2", "SW6B2" ], [ "SW6A3", "SW6B3" ], [ "SW6B0", "SW6C0" ], [ "SW6B1", "SW6C1" ], [ "SW6B2", "SW6C2" ], [ "SW6B3", "SW6C3" ], [ "SW6C0", "SW6D0" ], [ "SW6C1", "SW6D1" ], [ "SW6C2", "SW6D2" ], [ "SW6C3", "SW6D3" ], [ "SW6D0", "SW6E0" ], [ "SW6D1", "SW6E1" ], [ "SW6D2", "SW6E2" ], [ "SW6D3", "SW6E3" ], [ "WR1BEG0", "WR1BEG_S0" ], [ "WR1END0", "WR1END_S1_0" ], [ "WW4END0", "WW4END_S0_0" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_L", "INT_R" ], "wire_pairs": [ [ "EE2A0", "EE2END0" ], [ "EE2A1", "EE2END1" ], [ "EE2A2", "EE2END2" ], [ "EE2A3", "EE2END3" ], [ "EE2BEG0", "EE2A0" ], [ "EE2BEG1", "EE2A1" ], [ "EE2BEG2", "EE2A2" ], [ "EE2BEG3", "EE2A3" ], [ "EE4A0", "EE4B0" ], [ "EE4A1", "EE4B1" ], [ "EE4A2", "EE4B2" ], [ "EE4A3", "EE4B3" ], [ "EE4B0", "EE4C0" ], [ "EE4B1", "EE4C1" ], [ "EE4B2", "EE4C2" ], [ "EE4B3", "EE4C3" ], [ "EE4BEG0", "EE4A0" ], [ "EE4BEG1", "EE4A1" ], [ "EE4BEG2", "EE4A2" ], [ "EE4BEG3", "EE4A3" ], [ "EE4C0", "EE4END0" ], [ "EE4C1", "EE4END1" ], [ "EE4C2", "EE4END2" ], [ "EE4C3", "EE4END3" ], [ "EL1BEG0", "EL1END0" ], [ "EL1BEG1", "EL1END1" ], [ "EL1BEG2", "EL1END2" ], [ "EL1BEG3", "EL1END3" ], [ "ER1BEG0", "ER1END0" ], [ "ER1BEG1", "ER1END1" ], [ "ER1BEG2", "ER1END2" ], [ "ER1BEG3", "ER1END3" ], [ "GCLK_L_B0", "GCLK_B0_WEST" ], [ "GCLK_L_B1", "GCLK_B1_WEST" ], [ "GCLK_L_B2", "GCLK_B2_WEST" ], [ "GCLK_L_B3", "GCLK_B3_WEST" ], [ "GCLK_L_B4", "GCLK_B4_WEST" ], [ "GCLK_L_B5", "GCLK_B5_WEST" ], [ "GCLK_L_B6_EAST", "GCLK_B6" ], [ "GCLK_L_B7_EAST", "GCLK_B7" ], [ "GCLK_L_B8_EAST", "GCLK_B8" ], [ "GCLK_L_B9_EAST", "GCLK_B9" ], [ "GCLK_L_B10_EAST", "GCLK_B10" ], [ "GCLK_L_B11_EAST", "GCLK_B11" ], [ "INT_DQS_IOTOPHASER", "INT_DQS_IOTOPHASER" ], [ "INT_PHASER_TO_IO_ICLK", "INT_PHASER_TO_IO_ICLK" ], [ "INT_PHASER_TO_IO_ICLKDIV", "INT_PHASER_TO_IO_ICLKDIV" ], [ "INT_PHASER_TO_IO_OCLK", "INT_PHASER_TO_IO_OCLK" ], [ "INT_PHASER_TO_IO_OCLK1X_90", "INT_PHASER_TO_IO_OCLK1X_90" ], [ "INT_PHASER_TO_IO_OCLKDIV", "INT_PHASER_TO_IO_OCLKDIV" ], [ "LH1", "LH0" ], [ "LH2", "LH1" ], [ "LH3", "LH2" ], [ "LH4", "LH3" ], [ "LH5", "LH4" ], [ "LH6", "LH5" ], [ "LH7", "LH6" ], [ "LH8", "LH7" ], [ "LH9", "LH8" ], [ "LH10", "LH9" ], [ "LH11", "LH10" ], [ "LH12", "LH11" ], [ "MONITOR_N", "MONITOR_N" ], [ "MONITOR_P", "MONITOR_P" ], [ "NE2A0", "NE2END0" ], [ "NE2A1", "NE2END1" ], [ "NE2A2", "NE2END2" ], [ "NE2A3", "NE2END3" ], [ "NE6BEG0", "NE6A0" ], [ "NE6BEG1", "NE6A1" ], [ "NE6BEG2", "NE6A2" ], [ "NE6BEG3", "NE6A3" ], [ "NE6E0", "NE6END0" ], [ "NE6E1", "NE6END1" ], [ "NE6E2", "NE6END2" ], [ "NE6E3", "NE6END3" ], [ "NW2END0", "NW2A0" ], [ "NW2END1", "NW2A1" ], [ "NW2END2", "NW2A2" ], [ "NW2END3", "NW2A3" ], [ "NW6A0", "NW6BEG0" ], [ "NW6A1", "NW6BEG1" ], [ "NW6A2", "NW6BEG2" ], [ "NW6A3", "NW6BEG3" ], [ "NW6END0", "NW6E0" ], [ "NW6END1", "NW6E1" ], [ "NW6END2", "NW6E2" ], [ "NW6END3", "NW6E3" ], [ "SE2A0", "SE2END0" ], [ "SE2A1", "SE2END1" ], [ "SE2A2", "SE2END2" ], [ "SE2A3", "SE2END3" ], [ "SE6BEG0", "SE6A0" ], [ "SE6BEG1", "SE6A1" ], [ "SE6BEG2", "SE6A2" ], [ "SE6BEG3", "SE6A3" ], [ "SE6E0", "SE6END0" ], [ "SE6E1", "SE6END1" ], [ "SE6E2", "SE6END2" ], [ "SE6E3", "SE6END3" ], [ "SW2END0", "SW2A0" ], [ "SW2END1", "SW2A1" ], [ "SW2END2", "SW2A2" ], [ "SW2END3", "SW2A3" ], [ "SW6A0", "SW6BEG0" ], [ "SW6A1", "SW6BEG1" ], [ "SW6A2", "SW6BEG2" ], [ "SW6A3", "SW6BEG3" ], [ "SW6END0", "SW6E0" ], [ "SW6END1", "SW6E1" ], [ "SW6END2", "SW6E2" ], [ "SW6END3", "SW6E3" ], [ "WL1END0", "WL1BEG0" ], [ "WL1END1", "WL1BEG1" ], [ "WL1END2", "WL1BEG2" ], [ "WL1END3", "WL1BEG3" ], [ "WR1END0", "WR1BEG0" ], [ "WR1END1", "WR1BEG1" ], [ "WR1END2", "WR1BEG2" ], [ "WR1END3", "WR1BEG3" ], [ "WW2A0", "WW2BEG0" ], [ "WW2A1", "WW2BEG1" ], [ "WW2A2", "WW2BEG2" ], [ "WW2A3", "WW2BEG3" ], [ "WW2END0", "WW2A0" ], [ "WW2END1", "WW2A1" ], [ "WW2END2", "WW2A2" ], [ "WW2END3", "WW2A3" ], [ "WW4A0", "WW4BEG0" ], [ "WW4A1", "WW4BEG1" ], [ "WW4A2", "WW4BEG2" ], [ "WW4A3", "WW4BEG3" ], [ "WW4B0", "WW4A0" ], [ "WW4B1", "WW4A1" ], [ "WW4B2", "WW4A2" ], [ "WW4B3", "WW4A3" ], [ "WW4C0", "WW4B0" ], [ "WW4C1", "WW4B1" ], [ "WW4C2", "WW4B2" ], [ "WW4C3", "WW4B3" ], [ "WW4END0", "WW4C0" ], [ "WW4END1", "WW4C1" ], [ "WW4END2", "WW4C2" ], [ "WW4END3", "WW4C3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "INT_L", "IO_INT_INTERFACE_L" ], "wire_pairs": [ [ "BYP_L0", "INT_INTERFACE_BYP0" ], [ "BYP_L1", "INT_INTERFACE_BYP1" ], [ "BYP_L2", "INT_INTERFACE_BYP2" ], [ "BYP_L3", "INT_INTERFACE_BYP3" ], [ "BYP_L4", "INT_INTERFACE_BYP4" ], [ "BYP_L5", "INT_INTERFACE_BYP5" ], [ "BYP_L6", "INT_INTERFACE_BYP6" ], [ "BYP_L7", "INT_INTERFACE_BYP7" ], [ "CLK_L0", "INT_INTERFACE_CLK0" ], [ "CLK_L1", "INT_INTERFACE_CLK1" ], [ "CTRL_L0", "INT_INTERFACE_CTRL0" ], [ "CTRL_L1", "INT_INTERFACE_CTRL1" ], [ "EE2A0", "INT_INTERFACE_EE2BEG0" ], [ "EE2A1", "INT_INTERFACE_EE2BEG1" ], [ "EE2A2", "INT_INTERFACE_EE2BEG2" ], [ "EE2A3", "INT_INTERFACE_EE2BEG3" ], [ "EE2END0", "INT_INTERFACE_EE2A0" ], [ "EE2END1", "INT_INTERFACE_EE2A1" ], [ "EE2END2", "INT_INTERFACE_EE2A2" ], [ "EE2END3", "INT_INTERFACE_EE2A3" ], [ "EE4A0", "INT_INTERFACE_EE4BEG0" ], [ "EE4A1", "INT_INTERFACE_EE4BEG1" ], [ "EE4A2", "INT_INTERFACE_EE4BEG2" ], [ "EE4A3", "INT_INTERFACE_EE4BEG3" ], [ "EE4B0", "INT_INTERFACE_EE4A0" ], [ "EE4B1", "INT_INTERFACE_EE4A1" ], [ "EE4B2", "INT_INTERFACE_EE4A2" ], [ "EE4B3", "INT_INTERFACE_EE4A3" ], [ "EE4C0", "INT_INTERFACE_EE4B0" ], [ "EE4C1", "INT_INTERFACE_EE4B1" ], [ "EE4C2", "INT_INTERFACE_EE4B2" ], [ "EE4C3", "INT_INTERFACE_EE4B3" ], [ "EE4END0", "INT_INTERFACE_EE4C0" ], [ "EE4END1", "INT_INTERFACE_EE4C1" ], [ "EE4END2", "INT_INTERFACE_EE4C2" ], [ "EE4END3", "INT_INTERFACE_EE4C3" ], [ "EL1END0", "INT_INTERFACE_EL1BEG0" ], [ "EL1END1", "INT_INTERFACE_EL1BEG1" ], [ "EL1END2", "INT_INTERFACE_EL1BEG2" ], [ "EL1END3", "INT_INTERFACE_EL1BEG3" ], [ "ER1END0", "INT_INTERFACE_ER1BEG0" ], [ "ER1END1", "INT_INTERFACE_ER1BEG1" ], [ "ER1END2", "INT_INTERFACE_ER1BEG2" ], [ "ER1END3", "INT_INTERFACE_ER1BEG3" ], [ "FAN_L0", "INT_INTERFACE_FAN0" ], [ "FAN_L1", "INT_INTERFACE_FAN1" ], [ "FAN_L2", "INT_INTERFACE_FAN2" ], [ "FAN_L3", "INT_INTERFACE_FAN3" ], [ "FAN_L4", "INT_INTERFACE_FAN4" ], [ "FAN_L5", "INT_INTERFACE_FAN5" ], [ "FAN_L6", "INT_INTERFACE_FAN6" ], [ "FAN_L7", "INT_INTERFACE_FAN7" ], [ "IMUX_L0", "INT_INTERFACE_IMUX0" ], [ "IMUX_L1", "INT_INTERFACE_IMUX1" ], [ "IMUX_L2", "INT_INTERFACE_IMUX2" ], [ "IMUX_L3", "INT_INTERFACE_IMUX3" ], [ "IMUX_L4", "INT_INTERFACE_IMUX4" ], [ "IMUX_L5", "INT_INTERFACE_IMUX5" ], [ "IMUX_L6", "INT_INTERFACE_IMUX6" ], [ "IMUX_L7", "INT_INTERFACE_IMUX7" ], [ "IMUX_L8", "INT_INTERFACE_IMUX8" ], [ "IMUX_L9", "INT_INTERFACE_IMUX9" ], [ "IMUX_L10", "INT_INTERFACE_IMUX10" ], [ "IMUX_L11", "INT_INTERFACE_IMUX11" ], [ "IMUX_L12", "INT_INTERFACE_IMUX12" ], [ "IMUX_L13", "INT_INTERFACE_IMUX13" ], [ "IMUX_L14", "INT_INTERFACE_IMUX14" ], [ "IMUX_L15", "INT_INTERFACE_IMUX15" ], [ "IMUX_L16", "INT_INTERFACE_IMUX16" ], [ "IMUX_L17", "INT_INTERFACE_IMUX17" ], [ "IMUX_L18", "INT_INTERFACE_IMUX18" ], [ "IMUX_L19", "INT_INTERFACE_IMUX19" ], [ "IMUX_L20", "INT_INTERFACE_IMUX20" ], [ "IMUX_L21", "INT_INTERFACE_IMUX21" ], [ "IMUX_L22", "INT_INTERFACE_IMUX22" ], [ "IMUX_L23", "INT_INTERFACE_IMUX23" ], [ "IMUX_L24", "INT_INTERFACE_IMUX24" ], [ "IMUX_L25", "INT_INTERFACE_IMUX25" ], [ "IMUX_L26", "INT_INTERFACE_IMUX26" ], [ "IMUX_L27", "INT_INTERFACE_IMUX27" ], [ "IMUX_L28", "INT_INTERFACE_IMUX28" ], [ "IMUX_L29", "INT_INTERFACE_IMUX29" ], [ "IMUX_L30", "INT_INTERFACE_IMUX30" ], [ "IMUX_L31", "INT_INTERFACE_IMUX31" ], [ "IMUX_L32", "INT_INTERFACE_IMUX32" ], [ "IMUX_L33", "INT_INTERFACE_IMUX33" ], [ "IMUX_L34", "INT_INTERFACE_IMUX34" ], [ "IMUX_L35", "INT_INTERFACE_IMUX35" ], [ "IMUX_L36", "INT_INTERFACE_IMUX36" ], [ "IMUX_L37", "INT_INTERFACE_IMUX37" ], [ "IMUX_L38", "INT_INTERFACE_IMUX38" ], [ "IMUX_L39", "INT_INTERFACE_IMUX39" ], [ "IMUX_L40", "INT_INTERFACE_IMUX40" ], [ "IMUX_L41", "INT_INTERFACE_IMUX41" ], [ "IMUX_L42", "INT_INTERFACE_IMUX42" ], [ "IMUX_L43", "INT_INTERFACE_IMUX43" ], [ "IMUX_L44", "INT_INTERFACE_IMUX44" ], [ "IMUX_L45", "INT_INTERFACE_IMUX45" ], [ "IMUX_L46", "INT_INTERFACE_IMUX46" ], [ "IMUX_L47", "INT_INTERFACE_IMUX47" ], [ "INT_DQS_IOTOPHASER", "L_INT_INTER_DQS_IOTOPHASER" ], [ "INT_PHASER_TO_IO_ICLK", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "INT_PHASER_TO_IO_ICLKDIV", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "INT_PHASER_TO_IO_OCLK", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "INT_PHASER_TO_IO_OCLK1X_90", "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90" ], [ "INT_PHASER_TO_IO_OCLKDIV", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "LH0", "INT_INTERFACE_LH1" ], [ "LH1", "INT_INTERFACE_LH2" ], [ "LH2", "INT_INTERFACE_LH3" ], [ "LH3", "INT_INTERFACE_LH4" ], [ "LH4", "INT_INTERFACE_LH5" ], [ "LH5", "INT_INTERFACE_LH6" ], [ "LH6", "INT_INTERFACE_LH7" ], [ "LH7", "INT_INTERFACE_LH8" ], [ "LH8", "INT_INTERFACE_LH9" ], [ "LH9", "INT_INTERFACE_LH10" ], [ "LH10", "INT_INTERFACE_LH11" ], [ "LH11", "INT_INTERFACE_LH12" ], [ "LOGIC_OUTS_L0", "INT_INTERFACE_LOGIC_OUTS_L0" ], [ "LOGIC_OUTS_L1", "INT_INTERFACE_LOGIC_OUTS_L1" ], [ "LOGIC_OUTS_L2", "INT_INTERFACE_LOGIC_OUTS_L2" ], [ "LOGIC_OUTS_L3", "INT_INTERFACE_LOGIC_OUTS_L3" ], [ "LOGIC_OUTS_L4", "INT_INTERFACE_LOGIC_OUTS_L4" ], [ "LOGIC_OUTS_L5", "INT_INTERFACE_LOGIC_OUTS_L5" ], [ "LOGIC_OUTS_L6", "INT_INTERFACE_LOGIC_OUTS_L6" ], [ "LOGIC_OUTS_L7", "INT_INTERFACE_LOGIC_OUTS_L7" ], [ "LOGIC_OUTS_L8", "INT_INTERFACE_LOGIC_OUTS_L8" ], [ "LOGIC_OUTS_L9", "INT_INTERFACE_LOGIC_OUTS_L9" ], [ "LOGIC_OUTS_L10", "INT_INTERFACE_LOGIC_OUTS_L10" ], [ "LOGIC_OUTS_L11", "INT_INTERFACE_LOGIC_OUTS_L11" ], [ "LOGIC_OUTS_L12", "INT_INTERFACE_LOGIC_OUTS_L12" ], [ "LOGIC_OUTS_L13", "INT_INTERFACE_LOGIC_OUTS_L13" ], [ "LOGIC_OUTS_L14", "INT_INTERFACE_LOGIC_OUTS_L14" ], [ "LOGIC_OUTS_L15", "INT_INTERFACE_LOGIC_OUTS_L15" ], [ "LOGIC_OUTS_L16", "INT_INTERFACE_LOGIC_OUTS_L16" ], [ "LOGIC_OUTS_L17", "INT_INTERFACE_LOGIC_OUTS_L17" ], [ "LOGIC_OUTS_L18", "INT_INTERFACE_LOGIC_OUTS_L18" ], [ "LOGIC_OUTS_L19", "INT_INTERFACE_LOGIC_OUTS_L19" ], [ "LOGIC_OUTS_L20", "INT_INTERFACE_LOGIC_OUTS_L20" ], [ "LOGIC_OUTS_L21", "INT_INTERFACE_LOGIC_OUTS_L21" ], [ "LOGIC_OUTS_L22", "INT_INTERFACE_LOGIC_OUTS_L22" ], [ "LOGIC_OUTS_L23", "INT_INTERFACE_LOGIC_OUTS_L23" ], [ "MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "NE2END0", "INT_INTERFACE_NE2A0" ], [ "NE2END1", "INT_INTERFACE_NE2A1" ], [ "NE2END2", "INT_INTERFACE_NE2A2" ], [ "NE2END3", "INT_INTERFACE_NE2A3" ], [ "NE6A0", "INT_INTERFACE_NE4BEG0" ], [ "NE6A1", "INT_INTERFACE_NE4BEG1" ], [ "NE6A2", "INT_INTERFACE_NE4BEG2" ], [ "NE6A3", "INT_INTERFACE_NE4BEG3" ], [ "NE6END0", "INT_INTERFACE_NE4C0" ], [ "NE6END1", "INT_INTERFACE_NE4C1" ], [ "NE6END2", "INT_INTERFACE_NE4C2" ], [ "NE6END3", "INT_INTERFACE_NE4C3" ], [ "NW2A0", "INT_INTERFACE_NW2A0" ], [ "NW2A1", "INT_INTERFACE_NW2A1" ], [ "NW2A2", "INT_INTERFACE_NW2A2" ], [ "NW2A3", "INT_INTERFACE_NW2A3" ], [ "NW6BEG0", "INT_INTERFACE_NW4A0" ], [ "NW6BEG1", "INT_INTERFACE_NW4A1" ], [ "NW6BEG2", "INT_INTERFACE_NW4A2" ], [ "NW6BEG3", "INT_INTERFACE_NW4A3" ], [ "NW6E0", "INT_INTERFACE_NW4END0" ], [ "NW6E1", "INT_INTERFACE_NW4END1" ], [ "NW6E2", "INT_INTERFACE_NW4END2" ], [ "NW6E3", "INT_INTERFACE_NW4END3" ], [ "SE2END0", "INT_INTERFACE_SE2A0" ], [ "SE2END1", "INT_INTERFACE_SE2A1" ], [ "SE2END2", "INT_INTERFACE_SE2A2" ], [ "SE2END3", "INT_INTERFACE_SE2A3" ], [ "SE6A0", "INT_INTERFACE_SE4BEG0" ], [ "SE6A1", "INT_INTERFACE_SE4BEG1" ], [ "SE6A2", "INT_INTERFACE_SE4BEG2" ], [ "SE6A3", "INT_INTERFACE_SE4BEG3" ], [ "SE6END0", "INT_INTERFACE_SE4C0" ], [ "SE6END1", "INT_INTERFACE_SE4C1" ], [ "SE6END2", "INT_INTERFACE_SE4C2" ], [ "SE6END3", "INT_INTERFACE_SE4C3" ], [ "SW2A0", "INT_INTERFACE_SW2A0" ], [ "SW2A1", "INT_INTERFACE_SW2A1" ], [ "SW2A2", "INT_INTERFACE_SW2A2" ], [ "SW2A3", "INT_INTERFACE_SW2A3" ], [ "SW6BEG0", "INT_INTERFACE_SW4A0" ], [ "SW6BEG1", "INT_INTERFACE_SW4A1" ], [ "SW6BEG2", "INT_INTERFACE_SW4A2" ], [ "SW6BEG3", "INT_INTERFACE_SW4A3" ], [ "SW6E0", "INT_INTERFACE_SW4END0" ], [ "SW6E1", "INT_INTERFACE_SW4END1" ], [ "SW6E2", "INT_INTERFACE_SW4END2" ], [ "SW6E3", "INT_INTERFACE_SW4END3" ], [ "WL1BEG0", "INT_INTERFACE_WL1END0" ], [ "WL1BEG1", "INT_INTERFACE_WL1END1" ], [ "WL1BEG2", "INT_INTERFACE_WL1END2" ], [ "WL1BEG3", "INT_INTERFACE_WL1END3" ], [ "WR1BEG0", "INT_INTERFACE_WR1END0" ], [ "WR1BEG1", "INT_INTERFACE_WR1END1" ], [ "WR1BEG2", "INT_INTERFACE_WR1END2" ], [ "WR1BEG3", "INT_INTERFACE_WR1END3" ], [ "WW2A0", "INT_INTERFACE_WW2END0" ], [ "WW2A1", "INT_INTERFACE_WW2END1" ], [ "WW2A2", "INT_INTERFACE_WW2END2" ], [ "WW2A3", "INT_INTERFACE_WW2END3" ], [ "WW2BEG0", "INT_INTERFACE_WW2A0" ], [ "WW2BEG1", "INT_INTERFACE_WW2A1" ], [ "WW2BEG2", "INT_INTERFACE_WW2A2" ], [ "WW2BEG3", "INT_INTERFACE_WW2A3" ], [ "WW4A0", "INT_INTERFACE_WW4B0" ], [ "WW4A1", "INT_INTERFACE_WW4B1" ], [ "WW4A2", "INT_INTERFACE_WW4B2" ], [ "WW4A3", "INT_INTERFACE_WW4B3" ], [ "WW4B0", "INT_INTERFACE_WW4C0" ], [ "WW4B1", "INT_INTERFACE_WW4C1" ], [ "WW4B2", "INT_INTERFACE_WW4C2" ], [ "WW4B3", "INT_INTERFACE_WW4C3" ], [ "WW4BEG0", "INT_INTERFACE_WW4A0" ], [ "WW4BEG1", "INT_INTERFACE_WW4A1" ], [ "WW4BEG2", "INT_INTERFACE_WW4A2" ], [ "WW4BEG3", "INT_INTERFACE_WW4A3" ], [ "WW4C0", "INT_INTERFACE_WW4END0" ], [ "WW4C1", "INT_INTERFACE_WW4END1" ], [ "WW4C2", "INT_INTERFACE_WW4END2" ], [ "WW4C3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "INT_L", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "BYP_L0", "INT_INTERFACE_BYP0" ], [ "BYP_L1", "INT_INTERFACE_BYP1" ], [ "BYP_L2", "INT_INTERFACE_BYP2" ], [ "BYP_L3", "INT_INTERFACE_BYP3" ], [ "BYP_L4", "INT_INTERFACE_BYP4" ], [ "BYP_L5", "INT_INTERFACE_BYP5" ], [ "BYP_L6", "INT_INTERFACE_BYP6" ], [ "BYP_L7", "INT_INTERFACE_BYP7" ], [ "CLK_L0", "INT_INTERFACE_CLK0" ], [ "CLK_L1", "INT_INTERFACE_CLK1" ], [ "CTRL_L0", "INT_INTERFACE_CTRL0" ], [ "CTRL_L1", "INT_INTERFACE_CTRL1" ], [ "EE2A0", "INT_INTERFACE_EE2BEG0" ], [ "EE2A1", "INT_INTERFACE_EE2BEG1" ], [ "EE2A2", "INT_INTERFACE_EE2BEG2" ], [ "EE2A3", "INT_INTERFACE_EE2BEG3" ], [ "EE2END0", "INT_INTERFACE_EE2A0" ], [ "EE2END1", "INT_INTERFACE_EE2A1" ], [ "EE2END2", "INT_INTERFACE_EE2A2" ], [ "EE2END3", "INT_INTERFACE_EE2A3" ], [ "EE4A0", "INT_INTERFACE_EE4BEG0" ], [ "EE4A1", "INT_INTERFACE_EE4BEG1" ], [ "EE4A2", "INT_INTERFACE_EE4BEG2" ], [ "EE4A3", "INT_INTERFACE_EE4BEG3" ], [ "EE4B0", "INT_INTERFACE_EE4A0" ], [ "EE4B1", "INT_INTERFACE_EE4A1" ], [ "EE4B2", "INT_INTERFACE_EE4A2" ], [ "EE4B3", "INT_INTERFACE_EE4A3" ], [ "EE4C0", "INT_INTERFACE_EE4B0" ], [ "EE4C1", "INT_INTERFACE_EE4B1" ], [ "EE4C2", "INT_INTERFACE_EE4B2" ], [ "EE4C3", "INT_INTERFACE_EE4B3" ], [ "EE4END0", "INT_INTERFACE_EE4C0" ], [ "EE4END1", "INT_INTERFACE_EE4C1" ], [ "EE4END2", "INT_INTERFACE_EE4C2" ], [ "EE4END3", "INT_INTERFACE_EE4C3" ], [ "EL1END0", "INT_INTERFACE_EL1BEG0" ], [ "EL1END1", "INT_INTERFACE_EL1BEG1" ], [ "EL1END2", "INT_INTERFACE_EL1BEG2" ], [ "EL1END3", "INT_INTERFACE_EL1BEG3" ], [ "ER1END0", "INT_INTERFACE_ER1BEG0" ], [ "ER1END1", "INT_INTERFACE_ER1BEG1" ], [ "ER1END2", "INT_INTERFACE_ER1BEG2" ], [ "ER1END3", "INT_INTERFACE_ER1BEG3" ], [ "FAN_L0", "INT_INTERFACE_FAN0" ], [ "FAN_L1", "INT_INTERFACE_FAN1" ], [ "FAN_L2", "INT_INTERFACE_FAN2" ], [ "FAN_L3", "INT_INTERFACE_FAN3" ], [ "FAN_L4", "INT_INTERFACE_FAN4" ], [ "FAN_L5", "INT_INTERFACE_FAN5" ], [ "FAN_L6", "INT_INTERFACE_FAN6" ], [ "FAN_L7", "INT_INTERFACE_FAN7" ], [ "IMUX_L0", "PCIE_INT_INTERFACE_IMUX_L0" ], [ "IMUX_L1", "PCIE_INT_INTERFACE_IMUX_L1" ], [ "IMUX_L2", "PCIE_INT_INTERFACE_IMUX_L2" ], [ "IMUX_L3", "PCIE_INT_INTERFACE_IMUX_L3" ], [ "IMUX_L4", "PCIE_INT_INTERFACE_IMUX_L4" ], [ "IMUX_L5", "PCIE_INT_INTERFACE_IMUX_L5" ], [ "IMUX_L6", "PCIE_INT_INTERFACE_IMUX_L6" ], [ "IMUX_L7", "PCIE_INT_INTERFACE_IMUX_L7" ], [ "IMUX_L8", "PCIE_INT_INTERFACE_IMUX_L8" ], [ "IMUX_L9", "PCIE_INT_INTERFACE_IMUX_L9" ], [ "IMUX_L10", "PCIE_INT_INTERFACE_IMUX_L10" ], [ "IMUX_L11", "PCIE_INT_INTERFACE_IMUX_L11" ], [ "IMUX_L12", "PCIE_INT_INTERFACE_IMUX_L12" ], [ "IMUX_L13", "PCIE_INT_INTERFACE_IMUX_L13" ], [ "IMUX_L14", "PCIE_INT_INTERFACE_IMUX_L14" ], [ "IMUX_L15", "PCIE_INT_INTERFACE_IMUX_L15" ], [ "IMUX_L16", "PCIE_INT_INTERFACE_IMUX_L16" ], [ "IMUX_L17", "PCIE_INT_INTERFACE_IMUX_L17" ], [ "IMUX_L18", "PCIE_INT_INTERFACE_IMUX_L18" ], [ "IMUX_L19", "PCIE_INT_INTERFACE_IMUX_L19" ], [ "IMUX_L20", "PCIE_INT_INTERFACE_IMUX_L20" ], [ "IMUX_L21", "PCIE_INT_INTERFACE_IMUX_L21" ], [ "IMUX_L22", "PCIE_INT_INTERFACE_IMUX_L22" ], [ "IMUX_L23", "PCIE_INT_INTERFACE_IMUX_L23" ], [ "IMUX_L24", "PCIE_INT_INTERFACE_IMUX_L24" ], [ "IMUX_L25", "PCIE_INT_INTERFACE_IMUX_L25" ], [ "IMUX_L26", "PCIE_INT_INTERFACE_IMUX_L26" ], [ "IMUX_L27", "PCIE_INT_INTERFACE_IMUX_L27" ], [ "IMUX_L28", "PCIE_INT_INTERFACE_IMUX_L28" ], [ "IMUX_L29", "PCIE_INT_INTERFACE_IMUX_L29" ], [ "IMUX_L30", "PCIE_INT_INTERFACE_IMUX_L30" ], [ "IMUX_L31", "PCIE_INT_INTERFACE_IMUX_L31" ], [ "IMUX_L32", "PCIE_INT_INTERFACE_IMUX_L32" ], [ "IMUX_L33", "PCIE_INT_INTERFACE_IMUX_L33" ], [ "IMUX_L34", "PCIE_INT_INTERFACE_IMUX_L34" ], [ "IMUX_L35", "PCIE_INT_INTERFACE_IMUX_L35" ], [ "IMUX_L36", "PCIE_INT_INTERFACE_IMUX_L36" ], [ "IMUX_L37", "PCIE_INT_INTERFACE_IMUX_L37" ], [ "IMUX_L38", "PCIE_INT_INTERFACE_IMUX_L38" ], [ "IMUX_L39", "PCIE_INT_INTERFACE_IMUX_L39" ], [ "IMUX_L40", "PCIE_INT_INTERFACE_IMUX_L40" ], [ "IMUX_L41", "PCIE_INT_INTERFACE_IMUX_L41" ], [ "IMUX_L42", "PCIE_INT_INTERFACE_IMUX_L42" ], [ "IMUX_L43", "PCIE_INT_INTERFACE_IMUX_L43" ], [ "IMUX_L44", "PCIE_INT_INTERFACE_IMUX_L44" ], [ "IMUX_L45", "PCIE_INT_INTERFACE_IMUX_L45" ], [ "IMUX_L46", "PCIE_INT_INTERFACE_IMUX_L46" ], [ "IMUX_L47", "PCIE_INT_INTERFACE_IMUX_L47" ], [ "LH0", "INT_INTERFACE_LH1" ], [ "LH1", "INT_INTERFACE_LH2" ], [ "LH2", "INT_INTERFACE_LH3" ], [ "LH3", "INT_INTERFACE_LH4" ], [ "LH4", "INT_INTERFACE_LH5" ], [ "LH5", "INT_INTERFACE_LH6" ], [ "LH6", "INT_INTERFACE_LH7" ], [ "LH7", "INT_INTERFACE_LH8" ], [ "LH8", "INT_INTERFACE_LH9" ], [ "LH9", "INT_INTERFACE_LH10" ], [ "LH10", "INT_INTERFACE_LH11" ], [ "LH11", "INT_INTERFACE_LH12" ], [ "LOGIC_OUTS_L0", "INT_INTERFACE_LOGIC_OUTS_L0" ], [ "LOGIC_OUTS_L1", "INT_INTERFACE_LOGIC_OUTS_L1" ], [ "LOGIC_OUTS_L2", "INT_INTERFACE_LOGIC_OUTS_L2" ], [ "LOGIC_OUTS_L3", "INT_INTERFACE_LOGIC_OUTS_L3" ], [ "LOGIC_OUTS_L4", "INT_INTERFACE_LOGIC_OUTS_L4" ], [ "LOGIC_OUTS_L5", "INT_INTERFACE_LOGIC_OUTS_L5" ], [ "LOGIC_OUTS_L6", "INT_INTERFACE_LOGIC_OUTS_L6" ], [ "LOGIC_OUTS_L7", "INT_INTERFACE_LOGIC_OUTS_L7" ], [ "LOGIC_OUTS_L8", "INT_INTERFACE_LOGIC_OUTS_L8" ], [ "LOGIC_OUTS_L9", "INT_INTERFACE_LOGIC_OUTS_L9" ], [ "LOGIC_OUTS_L10", "INT_INTERFACE_LOGIC_OUTS_L10" ], [ "LOGIC_OUTS_L11", "INT_INTERFACE_LOGIC_OUTS_L11" ], [ "LOGIC_OUTS_L12", "INT_INTERFACE_LOGIC_OUTS_L12" ], [ "LOGIC_OUTS_L13", "INT_INTERFACE_LOGIC_OUTS_L13" ], [ "LOGIC_OUTS_L14", "INT_INTERFACE_LOGIC_OUTS_L14" ], [ "LOGIC_OUTS_L15", "INT_INTERFACE_LOGIC_OUTS_L15" ], [ "LOGIC_OUTS_L16", "INT_INTERFACE_LOGIC_OUTS_L16" ], [ "LOGIC_OUTS_L17", "INT_INTERFACE_LOGIC_OUTS_L17" ], [ "LOGIC_OUTS_L18", "INT_INTERFACE_LOGIC_OUTS_L18" ], [ "LOGIC_OUTS_L19", "INT_INTERFACE_LOGIC_OUTS_L19" ], [ "LOGIC_OUTS_L20", "INT_INTERFACE_LOGIC_OUTS_L20" ], [ "LOGIC_OUTS_L21", "INT_INTERFACE_LOGIC_OUTS_L21" ], [ "LOGIC_OUTS_L22", "INT_INTERFACE_LOGIC_OUTS_L22" ], [ "LOGIC_OUTS_L23", "INT_INTERFACE_LOGIC_OUTS_L23" ], [ "MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "NE2END0", "INT_INTERFACE_NE2A0" ], [ "NE2END1", "INT_INTERFACE_NE2A1" ], [ "NE2END2", "INT_INTERFACE_NE2A2" ], [ "NE2END3", "INT_INTERFACE_NE2A3" ], [ "NE6A0", "INT_INTERFACE_NE4BEG0" ], [ "NE6A1", "INT_INTERFACE_NE4BEG1" ], [ "NE6A2", "INT_INTERFACE_NE4BEG2" ], [ "NE6A3", "INT_INTERFACE_NE4BEG3" ], [ "NE6END0", "INT_INTERFACE_NE4C0" ], [ "NE6END1", "INT_INTERFACE_NE4C1" ], [ "NE6END2", "INT_INTERFACE_NE4C2" ], [ "NE6END3", "INT_INTERFACE_NE4C3" ], [ "NW2A0", "INT_INTERFACE_NW2A0" ], [ "NW2A1", "INT_INTERFACE_NW2A1" ], [ "NW2A2", "INT_INTERFACE_NW2A2" ], [ "NW2A3", "INT_INTERFACE_NW2A3" ], [ "NW6BEG0", "INT_INTERFACE_NW4A0" ], [ "NW6BEG1", "INT_INTERFACE_NW4A1" ], [ "NW6BEG2", "INT_INTERFACE_NW4A2" ], [ "NW6BEG3", "INT_INTERFACE_NW4A3" ], [ "NW6E0", "INT_INTERFACE_NW4END0" ], [ "NW6E1", "INT_INTERFACE_NW4END1" ], [ "NW6E2", "INT_INTERFACE_NW4END2" ], [ "NW6E3", "INT_INTERFACE_NW4END3" ], [ "SE2END0", "INT_INTERFACE_SE2A0" ], [ "SE2END1", "INT_INTERFACE_SE2A1" ], [ "SE2END2", "INT_INTERFACE_SE2A2" ], [ "SE2END3", "INT_INTERFACE_SE2A3" ], [ "SE6A0", "INT_INTERFACE_SE4BEG0" ], [ "SE6A1", "INT_INTERFACE_SE4BEG1" ], [ "SE6A2", "INT_INTERFACE_SE4BEG2" ], [ "SE6A3", "INT_INTERFACE_SE4BEG3" ], [ "SE6END0", "INT_INTERFACE_SE4C0" ], [ "SE6END1", "INT_INTERFACE_SE4C1" ], [ "SE6END2", "INT_INTERFACE_SE4C2" ], [ "SE6END3", "INT_INTERFACE_SE4C3" ], [ "SW2A0", "INT_INTERFACE_SW2A0" ], [ "SW2A1", "INT_INTERFACE_SW2A1" ], [ "SW2A2", "INT_INTERFACE_SW2A2" ], [ "SW2A3", "INT_INTERFACE_SW2A3" ], [ "SW6BEG0", "INT_INTERFACE_SW4A0" ], [ "SW6BEG1", "INT_INTERFACE_SW4A1" ], [ "SW6BEG2", "INT_INTERFACE_SW4A2" ], [ "SW6BEG3", "INT_INTERFACE_SW4A3" ], [ "SW6E0", "INT_INTERFACE_SW4END0" ], [ "SW6E1", "INT_INTERFACE_SW4END1" ], [ "SW6E2", "INT_INTERFACE_SW4END2" ], [ "SW6E3", "INT_INTERFACE_SW4END3" ], [ "WL1BEG0", "INT_INTERFACE_WL1END0" ], [ "WL1BEG1", "INT_INTERFACE_WL1END1" ], [ "WL1BEG2", "INT_INTERFACE_WL1END2" ], [ "WL1BEG3", "INT_INTERFACE_WL1END3" ], [ "WR1BEG0", "INT_INTERFACE_WR1END0" ], [ "WR1BEG1", "INT_INTERFACE_WR1END1" ], [ "WR1BEG2", "INT_INTERFACE_WR1END2" ], [ "WR1BEG3", "INT_INTERFACE_WR1END3" ], [ "WW2A0", "INT_INTERFACE_WW2END0" ], [ "WW2A1", "INT_INTERFACE_WW2END1" ], [ "WW2A2", "INT_INTERFACE_WW2END2" ], [ "WW2A3", "INT_INTERFACE_WW2END3" ], [ "WW2BEG0", "INT_INTERFACE_WW2A0" ], [ "WW2BEG1", "INT_INTERFACE_WW2A1" ], [ "WW2BEG2", "INT_INTERFACE_WW2A2" ], [ "WW2BEG3", "INT_INTERFACE_WW2A3" ], [ "WW4A0", "INT_INTERFACE_WW4B0" ], [ "WW4A1", "INT_INTERFACE_WW4B1" ], [ "WW4A2", "INT_INTERFACE_WW4B2" ], [ "WW4A3", "INT_INTERFACE_WW4B3" ], [ "WW4B0", "INT_INTERFACE_WW4C0" ], [ "WW4B1", "INT_INTERFACE_WW4C1" ], [ "WW4B2", "INT_INTERFACE_WW4C2" ], [ "WW4B3", "INT_INTERFACE_WW4C3" ], [ "WW4BEG0", "INT_INTERFACE_WW4A0" ], [ "WW4BEG1", "INT_INTERFACE_WW4A1" ], [ "WW4BEG2", "INT_INTERFACE_WW4A2" ], [ "WW4BEG3", "INT_INTERFACE_WW4A3" ], [ "WW4C0", "INT_INTERFACE_WW4END0" ], [ "WW4C1", "INT_INTERFACE_WW4END1" ], [ "WW4C2", "INT_INTERFACE_WW4END2" ], [ "WW4C3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "INT_L", "T_TERM_INT" ], "wire_pairs": [ [ "BYP_BOUNCE2", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6" ], [ "BYP_BOUNCE3", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2" ], [ "BYP_BOUNCE6", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4" ], [ "BYP_BOUNCE7", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0" ], [ "EL1BEG3", "T_TERM_UTURN_INT_ER1BEG_S0" ], [ "EL1END_S3_0", "T_TERM_UTURN_INT_ER1END3" ], [ "ER1BEG_S0", "T_TERM_UTURN_INT_ER1BEG_S0" ], [ "ER1END3", "T_TERM_UTURN_INT_ER1END3" ], [ "FAN_BOUNCE_S3_0", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0" ], [ "FAN_BOUNCE_S3_2", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2" ], [ "FAN_BOUNCE_S3_4", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4" ], [ "FAN_BOUNCE_S3_6", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6" ], [ "LVB_L0", "T_TERM_UTURN_INT_LVB_L0" ], [ "LVB_L1", "T_TERM_UTURN_INT_LVB_L1" ], [ "LVB_L2", "T_TERM_UTURN_INT_LVB_L2" ], [ "LVB_L3", "T_TERM_UTURN_INT_LVB_L3" ], [ "LVB_L4", "T_TERM_UTURN_INT_LVB_L4" ], [ "LVB_L5", "T_TERM_UTURN_INT_LVB_L5" ], [ "LVB_L6", "T_TERM_UTURN_INT_LVB_L5" ], [ "LVB_L7", "T_TERM_UTURN_INT_LVB_L4" ], [ "LVB_L8", "T_TERM_UTURN_INT_LVB_L3" ], [ "LVB_L9", "T_TERM_UTURN_INT_LVB_L2" ], [ "LVB_L10", "T_TERM_UTURN_INT_LVB_L1" ], [ "LVB_L11", "T_TERM_UTURN_INT_LVB_L0" ], [ "LV_L0", "T_TERM_UTURN_INT_LV_L17" ], [ "LV_L1", "T_TERM_UTURN_INT_LV_L16" ], [ "LV_L2", "T_TERM_UTURN_INT_LV_L2" ], [ "LV_L3", "T_TERM_UTURN_INT_LV_L3" ], [ "LV_L4", "T_TERM_UTURN_INT_LV_L4" ], [ "LV_L5", "T_TERM_UTURN_INT_LV_L5" ], [ "LV_L6", "T_TERM_UTURN_INT_LV_L6" ], [ "LV_L7", "T_TERM_UTURN_INT_LV_L7" ], [ "LV_L8", "T_TERM_UTURN_INT_LV_L9" ], [ "LV_L9", "T_TERM_UTURN_INT_LV_L9" ], [ "LV_L10", "T_TERM_UTURN_INT_LV_L7" ], [ "LV_L11", "T_TERM_UTURN_INT_LV_L6" ], [ "LV_L12", "T_TERM_UTURN_INT_LV_L5" ], [ "LV_L13", "T_TERM_UTURN_INT_LV_L4" ], [ "LV_L14", "T_TERM_UTURN_INT_LV_L3" ], [ "LV_L15", "T_TERM_UTURN_INT_LV_L2" ], [ "LV_L16", "T_TERM_UTURN_INT_LV_L16" ], [ "LV_L17", "T_TERM_UTURN_INT_LV_L17" ], [ "NE2BEG0", "T_TERM_UTURN_INT_SE2A3" ], [ "NE2BEG1", "T_TERM_UTURN_INT_SE2A2" ], [ "NE2BEG2", "T_TERM_UTURN_INT_SE2A1" ], [ "NE2BEG3", "T_TERM_UTURN_INT_SE2A0" ], [ "NE6A0", "T_TERM_UTURN_INT_SE6B3" ], [ "NE6A1", "T_TERM_UTURN_INT_SE6B2" ], [ "NE6A2", "T_TERM_UTURN_INT_SE6B1" ], [ "NE6A3", "T_TERM_UTURN_INT_SE6B0" ], [ "NE6B0", "T_TERM_UTURN_INT_SE6C3" ], [ "NE6B1", "T_TERM_UTURN_INT_SE6C2" ], [ "NE6B2", "T_TERM_UTURN_INT_SE6C1" ], [ "NE6B3", "T_TERM_UTURN_INT_SE6C0" ], [ "NE6C0", "T_TERM_UTURN_INT_SE6D3" ], [ "NE6C1", "T_TERM_UTURN_INT_SE6D2" ], [ "NE6C2", "T_TERM_UTURN_INT_SE6D1" ], [ "NE6C3", "T_TERM_UTURN_INT_SE6D0" ], [ "NE6D0", "T_TERM_UTURN_INT_SE6E3" ], [ "NE6D1", "T_TERM_UTURN_INT_SE6E2" ], [ "NE6D2", "T_TERM_UTURN_INT_SE6E1" ], [ "NE6D3", "T_TERM_UTURN_INT_SE6E0" ], [ "NL1BEG0", "T_TERM_UTURN_INT_SR1END3" ], [ "NL1BEG1", "T_TERM_UTURN_INT_SR1END2" ], [ "NL1BEG2", "T_TERM_UTURN_INT_SR1END1" ], [ "NN2A0", "T_TERM_UTURN_INT_SS2END3" ], [ "NN2A1", "T_TERM_UTURN_INT_SS2END2" ], [ "NN2A2", "T_TERM_UTURN_INT_SS2END1" ], [ "NN2A3", "T_TERM_UTURN_INT_SS2END0" ], [ "NN2BEG0", "T_TERM_UTURN_INT_SS2A3" ], [ "NN2BEG1", "T_TERM_UTURN_INT_SS2A2" ], [ "NN2BEG2", "T_TERM_UTURN_INT_SS2A1" ], [ "NN2BEG3", "T_TERM_UTURN_INT_SS2A0" ], [ "NN6A0", "T_TERM_UTURN_INT_SS6B3" ], [ "NN6A1", "T_TERM_UTURN_INT_SS6B2" ], [ "NN6A2", "T_TERM_UTURN_INT_SS6B1" ], [ "NN6A3", "T_TERM_UTURN_INT_SS6B0" ], [ "NN6B0", "T_TERM_UTURN_INT_SS6C3" ], [ "NN6B1", "T_TERM_UTURN_INT_SS6C2" ], [ "NN6B2", "T_TERM_UTURN_INT_SS6C1" ], [ "NN6B3", "T_TERM_UTURN_INT_SS6C0" ], [ "NN6BEG0", "T_TERM_UTURN_INT_SS6A3" ], [ "NN6BEG1", "T_TERM_UTURN_INT_SS6A2" ], [ "NN6BEG2", "T_TERM_UTURN_INT_SS6A1" ], [ "NN6BEG3", "T_TERM_UTURN_INT_SS6A0" ], [ "NN6C0", "T_TERM_UTURN_INT_SS6D3" ], [ "NN6C1", "T_TERM_UTURN_INT_SS6D2" ], [ "NN6C2", "T_TERM_UTURN_INT_SS6D1" ], [ "NN6C3", "T_TERM_UTURN_INT_SS6D0" ], [ "NN6D0", "T_TERM_UTURN_INT_SS6E3" ], [ "NN6D1", "T_TERM_UTURN_INT_SS6E2" ], [ "NN6D2", "T_TERM_UTURN_INT_SS6E1" ], [ "NN6D3", "T_TERM_UTURN_INT_SS6E0" ], [ "NN6E0", "T_TERM_UTURN_INT_SS6END3" ], [ "NN6E1", "T_TERM_UTURN_INT_SS6END2" ], [ "NN6E2", "T_TERM_UTURN_INT_SS6END1" ], [ "NN6E3", "T_TERM_UTURN_INT_SS6END0" ], [ "NR1BEG0", "T_TERM_UTURN_INT_SL1END3" ], [ "NR1BEG1", "T_TERM_UTURN_INT_SL1END2" ], [ "NR1BEG2", "T_TERM_UTURN_INT_SL1END1" ], [ "NR1BEG3", "T_TERM_UTURN_INT_SL1END0" ], [ "NW2BEG0", "T_TERM_UTURN_INT_SW2A3" ], [ "NW2BEG1", "T_TERM_UTURN_INT_SW2A2" ], [ "NW2BEG2", "T_TERM_UTURN_INT_SW2A1" ], [ "NW2BEG3", "T_TERM_UTURN_INT_SW2A0" ], [ "NW6A0", "T_TERM_UTURN_INT_SW6B3" ], [ "NW6A1", "T_TERM_UTURN_INT_SW6B2" ], [ "NW6A2", "T_TERM_UTURN_INT_SW6B1" ], [ "NW6A3", "T_TERM_UTURN_INT_SW6B0" ], [ "NW6B0", "T_TERM_UTURN_INT_SW6C3" ], [ "NW6B1", "T_TERM_UTURN_INT_SW6C2" ], [ "NW6B2", "T_TERM_UTURN_INT_SW6C1" ], [ "NW6B3", "T_TERM_UTURN_INT_SW6C0" ], [ "NW6C0", "T_TERM_UTURN_INT_SW6D3" ], [ "NW6C1", "T_TERM_UTURN_INT_SW6D2" ], [ "NW6C2", "T_TERM_UTURN_INT_SW6D1" ], [ "NW6C3", "T_TERM_UTURN_INT_SW6D0" ], [ "NW6D0", "T_TERM_UTURN_INT_SW6E3" ], [ "NW6D1", "T_TERM_UTURN_INT_SW6E2" ], [ "NW6D2", "T_TERM_UTURN_INT_SW6E1" ], [ "NW6D3", "T_TERM_UTURN_INT_SW6E0" ], [ "SE2A0", "T_TERM_UTURN_INT_SE2A0" ], [ "SE2A1", "T_TERM_UTURN_INT_SE2A1" ], [ "SE2A2", "T_TERM_UTURN_INT_SE2A2" ], [ "SE2A3", "T_TERM_UTURN_INT_SE2A3" ], [ "SE6B0", "T_TERM_UTURN_INT_SE6B0" ], [ "SE6B1", "T_TERM_UTURN_INT_SE6B1" ], [ "SE6B2", "T_TERM_UTURN_INT_SE6B2" ], [ "SE6B3", "T_TERM_UTURN_INT_SE6B3" ], [ "SE6C0", "T_TERM_UTURN_INT_SE6C0" ], [ "SE6C1", "T_TERM_UTURN_INT_SE6C1" ], [ "SE6C2", "T_TERM_UTURN_INT_SE6C2" ], [ "SE6C3", "T_TERM_UTURN_INT_SE6C3" ], [ "SE6D0", "T_TERM_UTURN_INT_SE6D0" ], [ "SE6D1", "T_TERM_UTURN_INT_SE6D1" ], [ "SE6D2", "T_TERM_UTURN_INT_SE6D2" ], [ "SE6D3", "T_TERM_UTURN_INT_SE6D3" ], [ "SE6E0", "T_TERM_UTURN_INT_SE6E0" ], [ "SE6E1", "T_TERM_UTURN_INT_SE6E1" ], [ "SE6E2", "T_TERM_UTURN_INT_SE6E2" ], [ "SE6E3", "T_TERM_UTURN_INT_SE6E3" ], [ "SL1END0", "T_TERM_UTURN_INT_SL1END0" ], [ "SL1END1", "T_TERM_UTURN_INT_SL1END1" ], [ "SL1END2", "T_TERM_UTURN_INT_SL1END2" ], [ "SL1END3", "T_TERM_UTURN_INT_SL1END3" ], [ "SR1END1", "T_TERM_UTURN_INT_SR1END1" ], [ "SR1END2", "T_TERM_UTURN_INT_SR1END2" ], [ "SR1END3", "T_TERM_UTURN_INT_SR1END3" ], [ "SS2A0", "T_TERM_UTURN_INT_SS2A0" ], [ "SS2A1", "T_TERM_UTURN_INT_SS2A1" ], [ "SS2A2", "T_TERM_UTURN_INT_SS2A2" ], [ "SS2A3", "T_TERM_UTURN_INT_SS2A3" ], [ "SS2END0", "T_TERM_UTURN_INT_SS2END0" ], [ "SS2END1", "T_TERM_UTURN_INT_SS2END1" ], [ "SS2END2", "T_TERM_UTURN_INT_SS2END2" ], [ "SS2END3", "T_TERM_UTURN_INT_SS2END3" ], [ "SS6A0", "T_TERM_UTURN_INT_SS6A0" ], [ "SS6A1", "T_TERM_UTURN_INT_SS6A1" ], [ "SS6A2", "T_TERM_UTURN_INT_SS6A2" ], [ "SS6A3", "T_TERM_UTURN_INT_SS6A3" ], [ "SS6B0", "T_TERM_UTURN_INT_SS6B0" ], [ "SS6B1", "T_TERM_UTURN_INT_SS6B1" ], [ "SS6B2", "T_TERM_UTURN_INT_SS6B2" ], [ "SS6B3", "T_TERM_UTURN_INT_SS6B3" ], [ "SS6C0", "T_TERM_UTURN_INT_SS6C0" ], [ "SS6C1", "T_TERM_UTURN_INT_SS6C1" ], [ "SS6C2", "T_TERM_UTURN_INT_SS6C2" ], [ "SS6C3", "T_TERM_UTURN_INT_SS6C3" ], [ "SS6D0", "T_TERM_UTURN_INT_SS6D0" ], [ "SS6D1", "T_TERM_UTURN_INT_SS6D1" ], [ "SS6D2", "T_TERM_UTURN_INT_SS6D2" ], [ "SS6D3", "T_TERM_UTURN_INT_SS6D3" ], [ "SS6E0", "T_TERM_UTURN_INT_SS6E0" ], [ "SS6E1", "T_TERM_UTURN_INT_SS6E1" ], [ "SS6E2", "T_TERM_UTURN_INT_SS6E2" ], [ "SS6E3", "T_TERM_UTURN_INT_SS6E3" ], [ "SS6END0", "T_TERM_UTURN_INT_SS6END0" ], [ "SS6END1", "T_TERM_UTURN_INT_SS6END1" ], [ "SS6END2", "T_TERM_UTURN_INT_SS6END2" ], [ "SS6END3", "T_TERM_UTURN_INT_SS6END3" ], [ "SW2A0", "T_TERM_UTURN_INT_SW2A0" ], [ "SW2A1", "T_TERM_UTURN_INT_SW2A1" ], [ "SW2A2", "T_TERM_UTURN_INT_SW2A2" ], [ "SW2A3", "T_TERM_UTURN_INT_SW2A3" ], [ "SW6B0", "T_TERM_UTURN_INT_SW6B0" ], [ "SW6B1", "T_TERM_UTURN_INT_SW6B1" ], [ "SW6B2", "T_TERM_UTURN_INT_SW6B2" ], [ "SW6B3", "T_TERM_UTURN_INT_SW6B3" ], [ "SW6C0", "T_TERM_UTURN_INT_SW6C0" ], [ "SW6C1", "T_TERM_UTURN_INT_SW6C1" ], [ "SW6C2", "T_TERM_UTURN_INT_SW6C2" ], [ "SW6C3", "T_TERM_UTURN_INT_SW6C3" ], [ "SW6D0", "T_TERM_UTURN_INT_SW6D0" ], [ "SW6D1", "T_TERM_UTURN_INT_SW6D1" ], [ "SW6D2", "T_TERM_UTURN_INT_SW6D2" ], [ "SW6D3", "T_TERM_UTURN_INT_SW6D3" ], [ "SW6E0", "T_TERM_UTURN_INT_SW6E0" ], [ "SW6E1", "T_TERM_UTURN_INT_SW6E1" ], [ "SW6E2", "T_TERM_UTURN_INT_SW6E2" ], [ "SW6E3", "T_TERM_UTURN_INT_SW6E3" ], [ "WL1BEG3", "T_TERM_UTURN_INT_WR1BEG_S0" ], [ "WL1END3", "T_TERM_UTURN_INT_WR1END_S1_0" ], [ "WR1BEG_S0", "T_TERM_UTURN_INT_WR1BEG_S0" ], [ "WR1END_S1_0", "T_TERM_UTURN_INT_WR1END_S1_0" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "INT_R", "INT_R" ], "wire_pairs": [ [ "BYP_BOUNCE2", "BYP_BOUNCE_N3_2" ], [ "BYP_BOUNCE3", "BYP_BOUNCE_N3_3" ], [ "BYP_BOUNCE6", "BYP_BOUNCE_N3_6" ], [ "BYP_BOUNCE7", "BYP_BOUNCE_N3_7" ], [ "EL1BEG3", "EL1BEG_N3" ], [ "ER1END3", "ER1END_N3_3" ], [ "LV0", "LV1" ], [ "LV1", "LV2" ], [ "LV2", "LV3" ], [ "LV3", "LV4" ], [ "LV4", "LV5" ], [ "LV5", "LV6" ], [ "LV6", "LV7" ], [ "LV7", "LV8" ], [ "LV8", "LV9" ], [ "LV10", "LV11" ], [ "LV11", "LV12" ], [ "LV12", "LV13" ], [ "LV13", "LV14" ], [ "LV14", "LV15" ], [ "LV15", "LV16" ], [ "LV16", "LV17" ], [ "LV17", "LV18" ], [ "LVB0", "LVB1" ], [ "LVB1", "LVB2" ], [ "LVB2", "LVB3" ], [ "LVB3", "LVB4" ], [ "LVB4", "LVB5" ], [ "LVB5", "LVB6" ], [ "LVB6", "LVB7" ], [ "LVB7", "LVB8" ], [ "LVB8", "LVB9" ], [ "LVB10", "LVB11" ], [ "LVB11", "LVB12" ], [ "NE6A0", "NE6B0" ], [ "NE6A1", "NE6B1" ], [ "NE6A2", "NE6B2" ], [ "NE6A3", "NE6B3" ], [ "NE6B0", "NE6C0" ], [ "NE6B1", "NE6C1" ], [ "NE6B2", "NE6C2" ], [ "NE6B3", "NE6C3" ], [ "NE6C0", "NE6D0" ], [ "NE6C1", "NE6D1" ], [ "NE6C2", "NE6D2" ], [ "NE6C3", "NE6D3" ], [ "NE6D0", "NE6E0" ], [ "NE6D1", "NE6E1" ], [ "NE6D2", "NE6E2" ], [ "NE6D3", "NE6E3" ], [ "NL1BEG0", "NL1END0" ], [ "NL1BEG1", "NL1END1" ], [ "NL1BEG2", "NL1END2" ], [ "NN2A0", "NN2END0" ], [ "NN2A1", "NN2END1" ], [ "NN2A2", "NN2END2" ], [ "NN2A3", "NN2END3" ], [ "NN6A0", "NN6B0" ], [ "NN6A1", "NN6B1" ], [ "NN6A2", "NN6B2" ], [ "NN6A3", "NN6B3" ], [ "NN6B0", "NN6C0" ], [ "NN6B1", "NN6C1" ], [ "NN6B2", "NN6C2" ], [ "NN6B3", "NN6C3" ], [ "NN6C0", "NN6D0" ], [ "NN6C1", "NN6D1" ], [ "NN6C2", "NN6D2" ], [ "NN6C3", "NN6D3" ], [ "NN6D0", "NN6E0" ], [ "NN6D1", "NN6E1" ], [ "NN6D2", "NN6E2" ], [ "NN6D3", "NN6E3" ], [ "NN6E0", "NN6END0" ], [ "NN6E1", "NN6END1" ], [ "NN6E2", "NN6END2" ], [ "NN6E3", "NN6END3" ], [ "NR1BEG0", "NR1END0" ], [ "NR1BEG1", "NR1END1" ], [ "NR1BEG2", "NR1END2" ], [ "NR1BEG3", "NR1END3" ], [ "NW6A0", "NW6B0" ], [ "NW6A1", "NW6B1" ], [ "NW6A2", "NW6B2" ], [ "NW6A3", "NW6B3" ], [ "NW6B0", "NW6C0" ], [ "NW6B1", "NW6C1" ], [ "NW6B2", "NW6C2" ], [ "NW6B3", "NW6C3" ], [ "NW6C0", "NW6D0" ], [ "NW6C1", "NW6D1" ], [ "NW6C2", "NW6D2" ], [ "NW6C3", "NW6D3" ], [ "NW6D0", "NW6E0" ], [ "NW6D1", "NW6E1" ], [ "NW6D2", "NW6E2" ], [ "NW6D3", "NW6E3" ], [ "SE2A0", "SE2BEG0" ], [ "SE2A1", "SE2BEG1" ], [ "SE2A2", "SE2BEG2" ], [ "SE2A3", "SE2BEG3" ], [ "SR1END3", "SR1END_N3_3" ], [ "SS2A0", "SS2BEG0" ], [ "SS2A1", "SS2BEG1" ], [ "SS2A2", "SS2BEG2" ], [ "SS2A3", "SS2BEG3" ], [ "SS2END3", "SS2END_N0_3" ], [ "SS6A0", "SS6BEG0" ], [ "SS6A1", "SS6BEG1" ], [ "SS6A2", "SS6BEG2" ], [ "SS6A3", "SS6BEG3" ], [ "SS6END3", "SS6END_N0_3" ], [ "SW2A0", "SW2BEG0" ], [ "SW2A1", "SW2BEG1" ], [ "SW2A2", "SW2BEG2" ], [ "SW2A3", "SW2BEG3" ], [ "SW2END3", "SW2END_N0_3" ], [ "SW6END3", "SW6END_N0_3" ], [ "WL1BEG3", "WL1BEG_N3" ], [ "WL1END3", "WL1END_N1_3" ], [ "WW2END3", "WW2END_N0_3" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "INT_R", "INT_R" ], "wire_pairs": [ [ "EL1END0", "EL1END_S3_0" ], [ "ER1BEG0", "ER1BEG_S0" ], [ "FAN_BOUNCE0", "FAN_BOUNCE_S3_0" ], [ "FAN_BOUNCE2", "FAN_BOUNCE_S3_2" ], [ "FAN_BOUNCE4", "FAN_BOUNCE_S3_4" ], [ "FAN_BOUNCE6", "FAN_BOUNCE_S3_6" ], [ "GCLK_B0", "GCLK_B0" ], [ "GCLK_B1", "GCLK_B1" ], [ "GCLK_B2", "GCLK_B2" ], [ "GCLK_B3", "GCLK_B3" ], [ "GCLK_B4", "GCLK_B4" ], [ "GCLK_B5", "GCLK_B5" ], [ "LV10", "LV9" ], [ "LVB10", "LVB9" ], [ "NE2A0", "NE2BEG0" ], [ "NE2A1", "NE2BEG1" ], [ "NE2A2", "NE2BEG2" ], [ "NE2A3", "NE2BEG3" ], [ "NE2END0", "NE2END_S3_0" ], [ "NL1END0", "NL1END_S3_0" ], [ "NN2A0", "NN2BEG0" ], [ "NN2A1", "NN2BEG1" ], [ "NN2A2", "NN2BEG2" ], [ "NN2A3", "NN2BEG3" ], [ "NN2END0", "NN2END_S2_0" ], [ "NN6A0", "NN6BEG0" ], [ "NN6A1", "NN6BEG1" ], [ "NN6A2", "NN6BEG2" ], [ "NN6A3", "NN6BEG3" ], [ "NN6END0", "NN6END_S1_0" ], [ "NW2A0", "NW2BEG0" ], [ "NW2A1", "NW2BEG1" ], [ "NW2A2", "NW2BEG2" ], [ "NW2A3", "NW2BEG3" ], [ "NW2END0", "NW2END_S0_0" ], [ "NW6END0", "NW6END_S0_0" ], [ "SE6A0", "SE6B0" ], [ "SE6A1", "SE6B1" ], [ "SE6A2", "SE6B2" ], [ "SE6A3", "SE6B3" ], [ "SE6B0", "SE6C0" ], [ "SE6B1", "SE6C1" ], [ "SE6B2", "SE6C2" ], [ "SE6B3", "SE6C3" ], [ "SE6C0", "SE6D0" ], [ "SE6C1", "SE6D1" ], [ "SE6C2", "SE6D2" ], [ "SE6C3", "SE6D3" ], [ "SE6D0", "SE6E0" ], [ "SE6D1", "SE6E1" ], [ "SE6D2", "SE6E2" ], [ "SE6D3", "SE6E3" ], [ "SL1BEG0", "SL1END0" ], [ "SL1BEG1", "SL1END1" ], [ "SL1BEG2", "SL1END2" ], [ "SL1BEG3", "SL1END3" ], [ "SR1BEG1", "SR1END1" ], [ "SR1BEG2", "SR1END2" ], [ "SR1BEG3", "SR1END3" ], [ "SS2A0", "SS2END0" ], [ "SS2A1", "SS2END1" ], [ "SS2A2", "SS2END2" ], [ "SS2A3", "SS2END3" ], [ "SS6A0", "SS6B0" ], [ "SS6A1", "SS6B1" ], [ "SS6A2", "SS6B2" ], [ "SS6A3", "SS6B3" ], [ "SS6B0", "SS6C0" ], [ "SS6B1", "SS6C1" ], [ "SS6B2", "SS6C2" ], [ "SS6B3", "SS6C3" ], [ "SS6C0", "SS6D0" ], [ "SS6C1", "SS6D1" ], [ "SS6C2", "SS6D2" ], [ "SS6C3", "SS6D3" ], [ "SS6D0", "SS6E0" ], [ "SS6D1", "SS6E1" ], [ "SS6D2", "SS6E2" ], [ "SS6D3", "SS6E3" ], [ "SS6E0", "SS6END0" ], [ "SS6E1", "SS6END1" ], [ "SS6E2", "SS6END2" ], [ "SS6E3", "SS6END3" ], [ "SW6A0", "SW6B0" ], [ "SW6A1", "SW6B1" ], [ "SW6A2", "SW6B2" ], [ "SW6A3", "SW6B3" ], [ "SW6B0", "SW6C0" ], [ "SW6B1", "SW6C1" ], [ "SW6B2", "SW6C2" ], [ "SW6B3", "SW6C3" ], [ "SW6C0", "SW6D0" ], [ "SW6C1", "SW6D1" ], [ "SW6C2", "SW6D2" ], [ "SW6C3", "SW6D3" ], [ "SW6D0", "SW6E0" ], [ "SW6D1", "SW6E1" ], [ "SW6D2", "SW6E2" ], [ "SW6D3", "SW6E3" ], [ "WR1BEG0", "WR1BEG_S0" ], [ "WR1END0", "WR1END_S1_0" ], [ "WW4END0", "WW4END_S0_0" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_R", "IO_INT_INTERFACE_R" ], "wire_pairs": [ [ "BYP0", "INT_INTERFACE_BYP0" ], [ "BYP1", "INT_INTERFACE_BYP1" ], [ "BYP2", "INT_INTERFACE_BYP2" ], [ "BYP3", "INT_INTERFACE_BYP3" ], [ "BYP4", "INT_INTERFACE_BYP4" ], [ "BYP5", "INT_INTERFACE_BYP5" ], [ "BYP6", "INT_INTERFACE_BYP6" ], [ "BYP7", "INT_INTERFACE_BYP7" ], [ "CLK0", "INT_INTERFACE_CLK0" ], [ "CLK1", "INT_INTERFACE_CLK1" ], [ "CTRL0", "INT_INTERFACE_CTRL0" ], [ "CTRL1", "INT_INTERFACE_CTRL1" ], [ "EE2A0", "INT_INTERFACE_EE2A0" ], [ "EE2A1", "INT_INTERFACE_EE2A1" ], [ "EE2A2", "INT_INTERFACE_EE2A2" ], [ "EE2A3", "INT_INTERFACE_EE2A3" ], [ "EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "EE4A0", "INT_INTERFACE_EE4A0" ], [ "EE4A1", "INT_INTERFACE_EE4A1" ], [ "EE4A2", "INT_INTERFACE_EE4A2" ], [ "EE4A3", "INT_INTERFACE_EE4A3" ], [ "EE4B0", "INT_INTERFACE_EE4B0" ], [ "EE4B1", "INT_INTERFACE_EE4B1" ], [ "EE4B2", "INT_INTERFACE_EE4B2" ], [ "EE4B3", "INT_INTERFACE_EE4B3" ], [ "EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "EE4C0", "INT_INTERFACE_EE4C0" ], [ "EE4C1", "INT_INTERFACE_EE4C1" ], [ "EE4C2", "INT_INTERFACE_EE4C2" ], [ "EE4C3", "INT_INTERFACE_EE4C3" ], [ "EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "FAN0", "INT_INTERFACE_FAN0" ], [ "FAN1", "INT_INTERFACE_FAN1" ], [ "FAN2", "INT_INTERFACE_FAN2" ], [ "FAN3", "INT_INTERFACE_FAN3" ], [ "FAN4", "INT_INTERFACE_FAN4" ], [ "FAN5", "INT_INTERFACE_FAN5" ], [ "FAN6", "INT_INTERFACE_FAN6" ], [ "FAN7", "INT_INTERFACE_FAN7" ], [ "IMUX0", "INT_INTERFACE_IMUX0" ], [ "IMUX1", "INT_INTERFACE_IMUX1" ], [ "IMUX2", "INT_INTERFACE_IMUX2" ], [ "IMUX3", "INT_INTERFACE_IMUX3" ], [ "IMUX4", "INT_INTERFACE_IMUX4" ], [ "IMUX5", "INT_INTERFACE_IMUX5" ], [ "IMUX6", "INT_INTERFACE_IMUX6" ], [ "IMUX7", "INT_INTERFACE_IMUX7" ], [ "IMUX8", "INT_INTERFACE_IMUX8" ], [ "IMUX9", "INT_INTERFACE_IMUX9" ], [ "IMUX10", "INT_INTERFACE_IMUX10" ], [ "IMUX11", "INT_INTERFACE_IMUX11" ], [ "IMUX12", "INT_INTERFACE_IMUX12" ], [ "IMUX13", "INT_INTERFACE_IMUX13" ], [ "IMUX14", "INT_INTERFACE_IMUX14" ], [ "IMUX15", "INT_INTERFACE_IMUX15" ], [ "IMUX16", "INT_INTERFACE_IMUX16" ], [ "IMUX17", "INT_INTERFACE_IMUX17" ], [ "IMUX18", "INT_INTERFACE_IMUX18" ], [ "IMUX19", "INT_INTERFACE_IMUX19" ], [ "IMUX20", "INT_INTERFACE_IMUX20" ], [ "IMUX21", "INT_INTERFACE_IMUX21" ], [ "IMUX22", "INT_INTERFACE_IMUX22" ], [ "IMUX23", "INT_INTERFACE_IMUX23" ], [ "IMUX24", "INT_INTERFACE_IMUX24" ], [ "IMUX25", "INT_INTERFACE_IMUX25" ], [ "IMUX26", "INT_INTERFACE_IMUX26" ], [ "IMUX27", "INT_INTERFACE_IMUX27" ], [ "IMUX28", "INT_INTERFACE_IMUX28" ], [ "IMUX29", "INT_INTERFACE_IMUX29" ], [ "IMUX30", "INT_INTERFACE_IMUX30" ], [ "IMUX31", "INT_INTERFACE_IMUX31" ], [ "IMUX32", "INT_INTERFACE_IMUX32" ], [ "IMUX33", "INT_INTERFACE_IMUX33" ], [ "IMUX34", "INT_INTERFACE_IMUX34" ], [ "IMUX35", "INT_INTERFACE_IMUX35" ], [ "IMUX36", "INT_INTERFACE_IMUX36" ], [ "IMUX37", "INT_INTERFACE_IMUX37" ], [ "IMUX38", "INT_INTERFACE_IMUX38" ], [ "IMUX39", "INT_INTERFACE_IMUX39" ], [ "IMUX40", "INT_INTERFACE_IMUX40" ], [ "IMUX41", "INT_INTERFACE_IMUX41" ], [ "IMUX42", "INT_INTERFACE_IMUX42" ], [ "IMUX43", "INT_INTERFACE_IMUX43" ], [ "IMUX44", "INT_INTERFACE_IMUX44" ], [ "IMUX45", "INT_INTERFACE_IMUX45" ], [ "IMUX46", "INT_INTERFACE_IMUX46" ], [ "IMUX47", "INT_INTERFACE_IMUX47" ], [ "INT_DQS_IOTOPHASER", "L_INT_INTER_DQS_IOTOPHASER" ], [ "INT_PHASER_TO_IO_ICLK", "INT_INTERFACE_PHASER_TO_IO_ICLK" ], [ "INT_PHASER_TO_IO_ICLKDIV", "INT_INTERFACE_PHASER_TO_IO_ICLKDIV" ], [ "INT_PHASER_TO_IO_OCLK", "INT_INTERFACE_PHASER_TO_IO_OCLK" ], [ "INT_PHASER_TO_IO_OCLK1X_90", "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90" ], [ "INT_PHASER_TO_IO_OCLKDIV", "INT_INTERFACE_PHASER_TO_IO_OCLKDIV" ], [ "LH1", "INT_INTERFACE_LH1" ], [ "LH2", "INT_INTERFACE_LH2" ], [ "LH3", "INT_INTERFACE_LH3" ], [ "LH4", "INT_INTERFACE_LH4" ], [ "LH5", "INT_INTERFACE_LH5" ], [ "LH6", "INT_INTERFACE_LH6" ], [ "LH7", "INT_INTERFACE_LH7" ], [ "LH8", "INT_INTERFACE_LH8" ], [ "LH9", "INT_INTERFACE_LH9" ], [ "LH10", "INT_INTERFACE_LH10" ], [ "LH11", "INT_INTERFACE_LH11" ], [ "LH12", "INT_INTERFACE_LH12" ], [ "LOGIC_OUTS0", "INT_INTERFACE_LOGIC_OUTS0" ], [ "LOGIC_OUTS1", "INT_INTERFACE_LOGIC_OUTS1" ], [ "LOGIC_OUTS2", "INT_INTERFACE_LOGIC_OUTS2" ], [ "LOGIC_OUTS3", "INT_INTERFACE_LOGIC_OUTS3" ], [ "LOGIC_OUTS4", "INT_INTERFACE_LOGIC_OUTS4" ], [ "LOGIC_OUTS5", "INT_INTERFACE_LOGIC_OUTS5" ], [ "LOGIC_OUTS6", "INT_INTERFACE_LOGIC_OUTS6" ], [ "LOGIC_OUTS7", "INT_INTERFACE_LOGIC_OUTS7" ], [ "LOGIC_OUTS8", "INT_INTERFACE_LOGIC_OUTS8" ], [ "LOGIC_OUTS9", "INT_INTERFACE_LOGIC_OUTS9" ], [ "LOGIC_OUTS10", "INT_INTERFACE_LOGIC_OUTS10" ], [ "LOGIC_OUTS11", "INT_INTERFACE_LOGIC_OUTS11" ], [ "LOGIC_OUTS12", "INT_INTERFACE_LOGIC_OUTS12" ], [ "LOGIC_OUTS13", "INT_INTERFACE_LOGIC_OUTS13" ], [ "LOGIC_OUTS14", "INT_INTERFACE_LOGIC_OUTS14" ], [ "LOGIC_OUTS15", "INT_INTERFACE_LOGIC_OUTS15" ], [ "LOGIC_OUTS16", "INT_INTERFACE_LOGIC_OUTS16" ], [ "LOGIC_OUTS17", "INT_INTERFACE_LOGIC_OUTS17" ], [ "LOGIC_OUTS18", "INT_INTERFACE_LOGIC_OUTS18" ], [ "LOGIC_OUTS19", "INT_INTERFACE_LOGIC_OUTS19" ], [ "LOGIC_OUTS20", "INT_INTERFACE_LOGIC_OUTS20" ], [ "LOGIC_OUTS21", "INT_INTERFACE_LOGIC_OUTS21" ], [ "LOGIC_OUTS22", "INT_INTERFACE_LOGIC_OUTS22" ], [ "LOGIC_OUTS23", "INT_INTERFACE_LOGIC_OUTS23" ], [ "MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "NE2A0", "INT_INTERFACE_NE2A0" ], [ "NE2A1", "INT_INTERFACE_NE2A1" ], [ "NE2A2", "INT_INTERFACE_NE2A2" ], [ "NE2A3", "INT_INTERFACE_NE2A3" ], [ "NE6BEG0", "INT_INTERFACE_NE4BEG0" ], [ "NE6BEG1", "INT_INTERFACE_NE4BEG1" ], [ "NE6BEG2", "INT_INTERFACE_NE4BEG2" ], [ "NE6BEG3", "INT_INTERFACE_NE4BEG3" ], [ "NE6E0", "INT_INTERFACE_NE4C0" ], [ "NE6E1", "INT_INTERFACE_NE4C1" ], [ "NE6E2", "INT_INTERFACE_NE4C2" ], [ "NE6E3", "INT_INTERFACE_NE4C3" ], [ "NW2END0", "INT_INTERFACE_NW2A0" ], [ "NW2END1", "INT_INTERFACE_NW2A1" ], [ "NW2END2", "INT_INTERFACE_NW2A2" ], [ "NW2END3", "INT_INTERFACE_NW2A3" ], [ "NW6A0", "INT_INTERFACE_NW4A0" ], [ "NW6A1", "INT_INTERFACE_NW4A1" ], [ "NW6A2", "INT_INTERFACE_NW4A2" ], [ "NW6A3", "INT_INTERFACE_NW4A3" ], [ "NW6END0", "INT_INTERFACE_NW4END0" ], [ "NW6END1", "INT_INTERFACE_NW4END1" ], [ "NW6END2", "INT_INTERFACE_NW4END2" ], [ "NW6END3", "INT_INTERFACE_NW4END3" ], [ "SE2A0", "INT_INTERFACE_SE2A0" ], [ "SE2A1", "INT_INTERFACE_SE2A1" ], [ "SE2A2", "INT_INTERFACE_SE2A2" ], [ "SE2A3", "INT_INTERFACE_SE2A3" ], [ "SE6BEG0", "INT_INTERFACE_SE4BEG0" ], [ "SE6BEG1", "INT_INTERFACE_SE4BEG1" ], [ "SE6BEG2", "INT_INTERFACE_SE4BEG2" ], [ "SE6BEG3", "INT_INTERFACE_SE4BEG3" ], [ "SE6E0", "INT_INTERFACE_SE4C0" ], [ "SE6E1", "INT_INTERFACE_SE4C1" ], [ "SE6E2", "INT_INTERFACE_SE4C2" ], [ "SE6E3", "INT_INTERFACE_SE4C3" ], [ "SW2END0", "INT_INTERFACE_SW2A0" ], [ "SW2END1", "INT_INTERFACE_SW2A1" ], [ "SW2END2", "INT_INTERFACE_SW2A2" ], [ "SW2END3", "INT_INTERFACE_SW2A3" ], [ "SW6A0", "INT_INTERFACE_SW4A0" ], [ "SW6A1", "INT_INTERFACE_SW4A1" ], [ "SW6A2", "INT_INTERFACE_SW4A2" ], [ "SW6A3", "INT_INTERFACE_SW4A3" ], [ "SW6END0", "INT_INTERFACE_SW4END0" ], [ "SW6END1", "INT_INTERFACE_SW4END1" ], [ "SW6END2", "INT_INTERFACE_SW4END2" ], [ "SW6END3", "INT_INTERFACE_SW4END3" ], [ "WL1END0", "INT_INTERFACE_WL1END0" ], [ "WL1END1", "INT_INTERFACE_WL1END1" ], [ "WL1END2", "INT_INTERFACE_WL1END2" ], [ "WL1END3", "INT_INTERFACE_WL1END3" ], [ "WR1END0", "INT_INTERFACE_WR1END0" ], [ "WR1END1", "INT_INTERFACE_WR1END1" ], [ "WR1END2", "INT_INTERFACE_WR1END2" ], [ "WR1END3", "INT_INTERFACE_WR1END3" ], [ "WW2A0", "INT_INTERFACE_WW2A0" ], [ "WW2A1", "INT_INTERFACE_WW2A1" ], [ "WW2A2", "INT_INTERFACE_WW2A2" ], [ "WW2A3", "INT_INTERFACE_WW2A3" ], [ "WW2END0", "INT_INTERFACE_WW2END0" ], [ "WW2END1", "INT_INTERFACE_WW2END1" ], [ "WW2END2", "INT_INTERFACE_WW2END2" ], [ "WW2END3", "INT_INTERFACE_WW2END3" ], [ "WW4A0", "INT_INTERFACE_WW4A0" ], [ "WW4A1", "INT_INTERFACE_WW4A1" ], [ "WW4A2", "INT_INTERFACE_WW4A2" ], [ "WW4A3", "INT_INTERFACE_WW4A3" ], [ "WW4B0", "INT_INTERFACE_WW4B0" ], [ "WW4B1", "INT_INTERFACE_WW4B1" ], [ "WW4B2", "INT_INTERFACE_WW4B2" ], [ "WW4B3", "INT_INTERFACE_WW4B3" ], [ "WW4C0", "INT_INTERFACE_WW4C0" ], [ "WW4C1", "INT_INTERFACE_WW4C1" ], [ "WW4C2", "INT_INTERFACE_WW4C2" ], [ "WW4C3", "INT_INTERFACE_WW4C3" ], [ "WW4END0", "INT_INTERFACE_WW4END0" ], [ "WW4END1", "INT_INTERFACE_WW4END1" ], [ "WW4END2", "INT_INTERFACE_WW4END2" ], [ "WW4END3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "INT_R", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "BYP0", "INT_INTERFACE_BYP0" ], [ "BYP1", "INT_INTERFACE_BYP1" ], [ "BYP2", "INT_INTERFACE_BYP2" ], [ "BYP3", "INT_INTERFACE_BYP3" ], [ "BYP4", "INT_INTERFACE_BYP4" ], [ "BYP5", "INT_INTERFACE_BYP5" ], [ "BYP6", "INT_INTERFACE_BYP6" ], [ "BYP7", "INT_INTERFACE_BYP7" ], [ "CLK0", "INT_INTERFACE_CLK0" ], [ "CLK1", "INT_INTERFACE_CLK1" ], [ "CTRL0", "INT_INTERFACE_CTRL0" ], [ "CTRL1", "INT_INTERFACE_CTRL1" ], [ "EE2A0", "INT_INTERFACE_EE2A0" ], [ "EE2A1", "INT_INTERFACE_EE2A1" ], [ "EE2A2", "INT_INTERFACE_EE2A2" ], [ "EE2A3", "INT_INTERFACE_EE2A3" ], [ "EE2BEG0", "INT_INTERFACE_EE2BEG0" ], [ "EE2BEG1", "INT_INTERFACE_EE2BEG1" ], [ "EE2BEG2", "INT_INTERFACE_EE2BEG2" ], [ "EE2BEG3", "INT_INTERFACE_EE2BEG3" ], [ "EE4A0", "INT_INTERFACE_EE4A0" ], [ "EE4A1", "INT_INTERFACE_EE4A1" ], [ "EE4A2", "INT_INTERFACE_EE4A2" ], [ "EE4A3", "INT_INTERFACE_EE4A3" ], [ "EE4B0", "INT_INTERFACE_EE4B0" ], [ "EE4B1", "INT_INTERFACE_EE4B1" ], [ "EE4B2", "INT_INTERFACE_EE4B2" ], [ "EE4B3", "INT_INTERFACE_EE4B3" ], [ "EE4BEG0", "INT_INTERFACE_EE4BEG0" ], [ "EE4BEG1", "INT_INTERFACE_EE4BEG1" ], [ "EE4BEG2", "INT_INTERFACE_EE4BEG2" ], [ "EE4BEG3", "INT_INTERFACE_EE4BEG3" ], [ "EE4C0", "INT_INTERFACE_EE4C0" ], [ "EE4C1", "INT_INTERFACE_EE4C1" ], [ "EE4C2", "INT_INTERFACE_EE4C2" ], [ "EE4C3", "INT_INTERFACE_EE4C3" ], [ "EL1BEG0", "INT_INTERFACE_EL1BEG0" ], [ "EL1BEG1", "INT_INTERFACE_EL1BEG1" ], [ "EL1BEG2", "INT_INTERFACE_EL1BEG2" ], [ "EL1BEG3", "INT_INTERFACE_EL1BEG3" ], [ "ER1BEG0", "INT_INTERFACE_ER1BEG0" ], [ "ER1BEG1", "INT_INTERFACE_ER1BEG1" ], [ "ER1BEG2", "INT_INTERFACE_ER1BEG2" ], [ "ER1BEG3", "INT_INTERFACE_ER1BEG3" ], [ "FAN0", "INT_INTERFACE_FAN0" ], [ "FAN1", "INT_INTERFACE_FAN1" ], [ "FAN2", "INT_INTERFACE_FAN2" ], [ "FAN3", "INT_INTERFACE_FAN3" ], [ "FAN4", "INT_INTERFACE_FAN4" ], [ "FAN5", "INT_INTERFACE_FAN5" ], [ "FAN6", "INT_INTERFACE_FAN6" ], [ "FAN7", "INT_INTERFACE_FAN7" ], [ "IMUX0", "PCIE_INT_INTERFACE_IMUX0" ], [ "IMUX1", "PCIE_INT_INTERFACE_IMUX1" ], [ "IMUX2", "PCIE_INT_INTERFACE_IMUX2" ], [ "IMUX3", "PCIE_INT_INTERFACE_IMUX3" ], [ "IMUX4", "PCIE_INT_INTERFACE_IMUX4" ], [ "IMUX5", "PCIE_INT_INTERFACE_IMUX5" ], [ "IMUX6", "PCIE_INT_INTERFACE_IMUX6" ], [ "IMUX7", "PCIE_INT_INTERFACE_IMUX7" ], [ "IMUX8", "PCIE_INT_INTERFACE_IMUX8" ], [ "IMUX9", "PCIE_INT_INTERFACE_IMUX9" ], [ "IMUX10", "PCIE_INT_INTERFACE_IMUX10" ], [ "IMUX11", "PCIE_INT_INTERFACE_IMUX11" ], [ "IMUX12", "PCIE_INT_INTERFACE_IMUX12" ], [ "IMUX13", "PCIE_INT_INTERFACE_IMUX13" ], [ "IMUX14", "PCIE_INT_INTERFACE_IMUX14" ], [ "IMUX15", "PCIE_INT_INTERFACE_IMUX15" ], [ "IMUX16", "PCIE_INT_INTERFACE_IMUX16" ], [ "IMUX17", "PCIE_INT_INTERFACE_IMUX17" ], [ "IMUX18", "PCIE_INT_INTERFACE_IMUX18" ], [ "IMUX19", "PCIE_INT_INTERFACE_IMUX19" ], [ "IMUX20", "PCIE_INT_INTERFACE_IMUX20" ], [ "IMUX21", "PCIE_INT_INTERFACE_IMUX21" ], [ "IMUX22", "PCIE_INT_INTERFACE_IMUX22" ], [ "IMUX23", "PCIE_INT_INTERFACE_IMUX23" ], [ "IMUX24", "PCIE_INT_INTERFACE_IMUX24" ], [ "IMUX25", "PCIE_INT_INTERFACE_IMUX25" ], [ "IMUX26", "PCIE_INT_INTERFACE_IMUX26" ], [ "IMUX27", "PCIE_INT_INTERFACE_IMUX27" ], [ "IMUX28", "PCIE_INT_INTERFACE_IMUX28" ], [ "IMUX29", "PCIE_INT_INTERFACE_IMUX29" ], [ "IMUX30", "PCIE_INT_INTERFACE_IMUX30" ], [ "IMUX31", "PCIE_INT_INTERFACE_IMUX31" ], [ "IMUX32", "PCIE_INT_INTERFACE_IMUX32" ], [ "IMUX33", "PCIE_INT_INTERFACE_IMUX33" ], [ "IMUX34", "PCIE_INT_INTERFACE_IMUX34" ], [ "IMUX35", "PCIE_INT_INTERFACE_IMUX35" ], [ "IMUX36", "PCIE_INT_INTERFACE_IMUX36" ], [ "IMUX37", "PCIE_INT_INTERFACE_IMUX37" ], [ "IMUX38", "PCIE_INT_INTERFACE_IMUX38" ], [ "IMUX39", "PCIE_INT_INTERFACE_IMUX39" ], [ "IMUX40", "PCIE_INT_INTERFACE_IMUX40" ], [ "IMUX41", "PCIE_INT_INTERFACE_IMUX41" ], [ "IMUX42", "PCIE_INT_INTERFACE_IMUX42" ], [ "IMUX43", "PCIE_INT_INTERFACE_IMUX43" ], [ "IMUX44", "PCIE_INT_INTERFACE_IMUX44" ], [ "IMUX45", "PCIE_INT_INTERFACE_IMUX45" ], [ "IMUX46", "PCIE_INT_INTERFACE_IMUX46" ], [ "IMUX47", "PCIE_INT_INTERFACE_IMUX47" ], [ "LH1", "INT_INTERFACE_LH1" ], [ "LH2", "INT_INTERFACE_LH2" ], [ "LH3", "INT_INTERFACE_LH3" ], [ "LH4", "INT_INTERFACE_LH4" ], [ "LH5", "INT_INTERFACE_LH5" ], [ "LH6", "INT_INTERFACE_LH6" ], [ "LH7", "INT_INTERFACE_LH7" ], [ "LH8", "INT_INTERFACE_LH8" ], [ "LH9", "INT_INTERFACE_LH9" ], [ "LH10", "INT_INTERFACE_LH10" ], [ "LH11", "INT_INTERFACE_LH11" ], [ "LH12", "INT_INTERFACE_LH12" ], [ "LOGIC_OUTS0", "INT_INTERFACE_LOGIC_OUTS0" ], [ "LOGIC_OUTS1", "INT_INTERFACE_LOGIC_OUTS1" ], [ "LOGIC_OUTS2", "INT_INTERFACE_LOGIC_OUTS2" ], [ "LOGIC_OUTS3", "INT_INTERFACE_LOGIC_OUTS3" ], [ "LOGIC_OUTS4", "INT_INTERFACE_LOGIC_OUTS4" ], [ "LOGIC_OUTS5", "INT_INTERFACE_LOGIC_OUTS5" ], [ "LOGIC_OUTS6", "INT_INTERFACE_LOGIC_OUTS6" ], [ "LOGIC_OUTS7", "INT_INTERFACE_LOGIC_OUTS7" ], [ "LOGIC_OUTS8", "INT_INTERFACE_LOGIC_OUTS8" ], [ "LOGIC_OUTS9", "INT_INTERFACE_LOGIC_OUTS9" ], [ "LOGIC_OUTS10", "INT_INTERFACE_LOGIC_OUTS10" ], [ "LOGIC_OUTS11", "INT_INTERFACE_LOGIC_OUTS11" ], [ "LOGIC_OUTS12", "INT_INTERFACE_LOGIC_OUTS12" ], [ "LOGIC_OUTS13", "INT_INTERFACE_LOGIC_OUTS13" ], [ "LOGIC_OUTS14", "INT_INTERFACE_LOGIC_OUTS14" ], [ "LOGIC_OUTS15", "INT_INTERFACE_LOGIC_OUTS15" ], [ "LOGIC_OUTS16", "INT_INTERFACE_LOGIC_OUTS16" ], [ "LOGIC_OUTS17", "INT_INTERFACE_LOGIC_OUTS17" ], [ "LOGIC_OUTS18", "INT_INTERFACE_LOGIC_OUTS18" ], [ "LOGIC_OUTS19", "INT_INTERFACE_LOGIC_OUTS19" ], [ "LOGIC_OUTS20", "INT_INTERFACE_LOGIC_OUTS20" ], [ "LOGIC_OUTS21", "INT_INTERFACE_LOGIC_OUTS21" ], [ "LOGIC_OUTS22", "INT_INTERFACE_LOGIC_OUTS22" ], [ "LOGIC_OUTS23", "INT_INTERFACE_LOGIC_OUTS23" ], [ "MONITOR_N", "INT_INTERFACE_MONITOR_N" ], [ "MONITOR_P", "INT_INTERFACE_MONITOR_P" ], [ "NE2A0", "INT_INTERFACE_NE2A0" ], [ "NE2A1", "INT_INTERFACE_NE2A1" ], [ "NE2A2", "INT_INTERFACE_NE2A2" ], [ "NE2A3", "INT_INTERFACE_NE2A3" ], [ "NE6BEG0", "INT_INTERFACE_NE4BEG0" ], [ "NE6BEG1", "INT_INTERFACE_NE4BEG1" ], [ "NE6BEG2", "INT_INTERFACE_NE4BEG2" ], [ "NE6BEG3", "INT_INTERFACE_NE4BEG3" ], [ "NE6E0", "INT_INTERFACE_NE4C0" ], [ "NE6E1", "INT_INTERFACE_NE4C1" ], [ "NE6E2", "INT_INTERFACE_NE4C2" ], [ "NE6E3", "INT_INTERFACE_NE4C3" ], [ "NW2END0", "INT_INTERFACE_NW2A0" ], [ "NW2END1", "INT_INTERFACE_NW2A1" ], [ "NW2END2", "INT_INTERFACE_NW2A2" ], [ "NW2END3", "INT_INTERFACE_NW2A3" ], [ "NW6A0", "INT_INTERFACE_NW4A0" ], [ "NW6A1", "INT_INTERFACE_NW4A1" ], [ "NW6A2", "INT_INTERFACE_NW4A2" ], [ "NW6A3", "INT_INTERFACE_NW4A3" ], [ "NW6END0", "INT_INTERFACE_NW4END0" ], [ "NW6END1", "INT_INTERFACE_NW4END1" ], [ "NW6END2", "INT_INTERFACE_NW4END2" ], [ "NW6END3", "INT_INTERFACE_NW4END3" ], [ "SE2A0", "INT_INTERFACE_SE2A0" ], [ "SE2A1", "INT_INTERFACE_SE2A1" ], [ "SE2A2", "INT_INTERFACE_SE2A2" ], [ "SE2A3", "INT_INTERFACE_SE2A3" ], [ "SE6BEG0", "INT_INTERFACE_SE4BEG0" ], [ "SE6BEG1", "INT_INTERFACE_SE4BEG1" ], [ "SE6BEG2", "INT_INTERFACE_SE4BEG2" ], [ "SE6BEG3", "INT_INTERFACE_SE4BEG3" ], [ "SE6E0", "INT_INTERFACE_SE4C0" ], [ "SE6E1", "INT_INTERFACE_SE4C1" ], [ "SE6E2", "INT_INTERFACE_SE4C2" ], [ "SE6E3", "INT_INTERFACE_SE4C3" ], [ "SW2END0", "INT_INTERFACE_SW2A0" ], [ "SW2END1", "INT_INTERFACE_SW2A1" ], [ "SW2END2", "INT_INTERFACE_SW2A2" ], [ "SW2END3", "INT_INTERFACE_SW2A3" ], [ "SW6A0", "INT_INTERFACE_SW4A0" ], [ "SW6A1", "INT_INTERFACE_SW4A1" ], [ "SW6A2", "INT_INTERFACE_SW4A2" ], [ "SW6A3", "INT_INTERFACE_SW4A3" ], [ "SW6END0", "INT_INTERFACE_SW4END0" ], [ "SW6END1", "INT_INTERFACE_SW4END1" ], [ "SW6END2", "INT_INTERFACE_SW4END2" ], [ "SW6END3", "INT_INTERFACE_SW4END3" ], [ "WL1END0", "INT_INTERFACE_WL1END0" ], [ "WL1END1", "INT_INTERFACE_WL1END1" ], [ "WL1END2", "INT_INTERFACE_WL1END2" ], [ "WL1END3", "INT_INTERFACE_WL1END3" ], [ "WR1END0", "INT_INTERFACE_WR1END0" ], [ "WR1END1", "INT_INTERFACE_WR1END1" ], [ "WR1END2", "INT_INTERFACE_WR1END2" ], [ "WR1END3", "INT_INTERFACE_WR1END3" ], [ "WW2A0", "INT_INTERFACE_WW2A0" ], [ "WW2A1", "INT_INTERFACE_WW2A1" ], [ "WW2A2", "INT_INTERFACE_WW2A2" ], [ "WW2A3", "INT_INTERFACE_WW2A3" ], [ "WW2END0", "INT_INTERFACE_WW2END0" ], [ "WW2END1", "INT_INTERFACE_WW2END1" ], [ "WW2END2", "INT_INTERFACE_WW2END2" ], [ "WW2END3", "INT_INTERFACE_WW2END3" ], [ "WW4A0", "INT_INTERFACE_WW4A0" ], [ "WW4A1", "INT_INTERFACE_WW4A1" ], [ "WW4A2", "INT_INTERFACE_WW4A2" ], [ "WW4A3", "INT_INTERFACE_WW4A3" ], [ "WW4B0", "INT_INTERFACE_WW4B0" ], [ "WW4B1", "INT_INTERFACE_WW4B1" ], [ "WW4B2", "INT_INTERFACE_WW4B2" ], [ "WW4B3", "INT_INTERFACE_WW4B3" ], [ "WW4C0", "INT_INTERFACE_WW4C0" ], [ "WW4C1", "INT_INTERFACE_WW4C1" ], [ "WW4C2", "INT_INTERFACE_WW4C2" ], [ "WW4C3", "INT_INTERFACE_WW4C3" ], [ "WW4END0", "INT_INTERFACE_WW4END0" ], [ "WW4END1", "INT_INTERFACE_WW4END1" ], [ "WW4END2", "INT_INTERFACE_WW4END2" ], [ "WW4END3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 0, -1 ], "tile_types": [ "INT_R", "T_TERM_INT" ], "wire_pairs": [ [ "BYP_BOUNCE2", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6" ], [ "BYP_BOUNCE3", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2" ], [ "BYP_BOUNCE6", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4" ], [ "BYP_BOUNCE7", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0" ], [ "EL1BEG3", "T_TERM_UTURN_INT_ER1BEG_S0" ], [ "EL1END_S3_0", "T_TERM_UTURN_INT_ER1END3" ], [ "ER1BEG_S0", "T_TERM_UTURN_INT_ER1BEG_S0" ], [ "ER1END3", "T_TERM_UTURN_INT_ER1END3" ], [ "FAN_BOUNCE_S3_0", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_0" ], [ "FAN_BOUNCE_S3_2", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_2" ], [ "FAN_BOUNCE_S3_4", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_4" ], [ "FAN_BOUNCE_S3_6", "T_TERM_UTURN_INT_FAN_BOUNCE_S3_6" ], [ "LV0", "T_TERM_INT_UTURN_LV_R17" ], [ "LV1", "T_TERM_INT_UTURN_LV_R16" ], [ "LV2", "T_TERM_INT_UTURN_LV_R2" ], [ "LV3", "T_TERM_INT_UTURN_LV_R3" ], [ "LV4", "T_TERM_INT_UTURN_LV_R4" ], [ "LV5", "T_TERM_INT_UTURN_LV_R5" ], [ "LV6", "T_TERM_INT_UTURN_LV_R6" ], [ "LV7", "T_TERM_INT_UTURN_LV_R7" ], [ "LV8", "T_TERM_INT_UTURN_LV_R9" ], [ "LV9", "T_TERM_INT_UTURN_LV_R9" ], [ "LV10", "T_TERM_INT_UTURN_LV_R7" ], [ "LV11", "T_TERM_INT_UTURN_LV_R6" ], [ "LV12", "T_TERM_INT_UTURN_LV_R5" ], [ "LV13", "T_TERM_INT_UTURN_LV_R4" ], [ "LV14", "T_TERM_INT_UTURN_LV_R3" ], [ "LV15", "T_TERM_INT_UTURN_LV_R2" ], [ "LV16", "T_TERM_INT_UTURN_LV_R16" ], [ "LV17", "T_TERM_INT_UTURN_LV_R17" ], [ "LVB0", "T_TERM_UTURN_INT_LVB0" ], [ "LVB1", "T_TERM_UTURN_INT_LVB1" ], [ "LVB2", "T_TERM_UTURN_INT_LVB2" ], [ "LVB3", "T_TERM_UTURN_INT_LVB3" ], [ "LVB4", "T_TERM_UTURN_INT_LVB4" ], [ "LVB5", "T_TERM_UTURN_INT_LVB5" ], [ "LVB6", "T_TERM_UTURN_INT_LVB5" ], [ "LVB7", "T_TERM_UTURN_INT_LVB4" ], [ "LVB8", "T_TERM_UTURN_INT_LVB3" ], [ "LVB9", "T_TERM_UTURN_INT_LVB2" ], [ "LVB10", "T_TERM_UTURN_INT_LVB1" ], [ "LVB11", "T_TERM_UTURN_INT_LVB0" ], [ "NE2BEG0", "T_TERM_UTURN_INT_SE2A3" ], [ "NE2BEG1", "T_TERM_UTURN_INT_SE2A2" ], [ "NE2BEG2", "T_TERM_UTURN_INT_SE2A1" ], [ "NE2BEG3", "T_TERM_UTURN_INT_SE2A0" ], [ "NE6A0", "T_TERM_UTURN_INT_SE6B3" ], [ "NE6A1", "T_TERM_UTURN_INT_SE6B2" ], [ "NE6A2", "T_TERM_UTURN_INT_SE6B1" ], [ "NE6A3", "T_TERM_UTURN_INT_SE6B0" ], [ "NE6B0", "T_TERM_UTURN_INT_SE6C3" ], [ "NE6B1", "T_TERM_UTURN_INT_SE6C2" ], [ "NE6B2", "T_TERM_UTURN_INT_SE6C1" ], [ "NE6B3", "T_TERM_UTURN_INT_SE6C0" ], [ "NE6C0", "T_TERM_UTURN_INT_SE6D3" ], [ "NE6C1", "T_TERM_UTURN_INT_SE6D2" ], [ "NE6C2", "T_TERM_UTURN_INT_SE6D1" ], [ "NE6C3", "T_TERM_UTURN_INT_SE6D0" ], [ "NE6D0", "T_TERM_UTURN_INT_SE6E3" ], [ "NE6D1", "T_TERM_UTURN_INT_SE6E2" ], [ "NE6D2", "T_TERM_UTURN_INT_SE6E1" ], [ "NE6D3", "T_TERM_UTURN_INT_SE6E0" ], [ "NL1BEG0", "T_TERM_UTURN_INT_SR1END3" ], [ "NL1BEG1", "T_TERM_UTURN_INT_SR1END2" ], [ "NL1BEG2", "T_TERM_UTURN_INT_SR1END1" ], [ "NN2A0", "T_TERM_UTURN_INT_SS2END3" ], [ "NN2A1", "T_TERM_UTURN_INT_SS2END2" ], [ "NN2A2", "T_TERM_UTURN_INT_SS2END1" ], [ "NN2A3", "T_TERM_UTURN_INT_SS2END0" ], [ "NN2BEG0", "T_TERM_UTURN_INT_SS2A3" ], [ "NN2BEG1", "T_TERM_UTURN_INT_SS2A2" ], [ "NN2BEG2", "T_TERM_UTURN_INT_SS2A1" ], [ "NN2BEG3", "T_TERM_UTURN_INT_SS2A0" ], [ "NN6A0", "T_TERM_UTURN_INT_SS6B3" ], [ "NN6A1", "T_TERM_UTURN_INT_SS6B2" ], [ "NN6A2", "T_TERM_UTURN_INT_SS6B1" ], [ "NN6A3", "T_TERM_UTURN_INT_SS6B0" ], [ "NN6B0", "T_TERM_UTURN_INT_SS6C3" ], [ "NN6B1", "T_TERM_UTURN_INT_SS6C2" ], [ "NN6B2", "T_TERM_UTURN_INT_SS6C1" ], [ "NN6B3", "T_TERM_UTURN_INT_SS6C0" ], [ "NN6BEG0", "T_TERM_UTURN_INT_SS6A3" ], [ "NN6BEG1", "T_TERM_UTURN_INT_SS6A2" ], [ "NN6BEG2", "T_TERM_UTURN_INT_SS6A1" ], [ "NN6BEG3", "T_TERM_UTURN_INT_SS6A0" ], [ "NN6C0", "T_TERM_UTURN_INT_SS6D3" ], [ "NN6C1", "T_TERM_UTURN_INT_SS6D2" ], [ "NN6C2", "T_TERM_UTURN_INT_SS6D1" ], [ "NN6C3", "T_TERM_UTURN_INT_SS6D0" ], [ "NN6D0", "T_TERM_UTURN_INT_SS6E3" ], [ "NN6D1", "T_TERM_UTURN_INT_SS6E2" ], [ "NN6D2", "T_TERM_UTURN_INT_SS6E1" ], [ "NN6D3", "T_TERM_UTURN_INT_SS6E0" ], [ "NN6E0", "T_TERM_UTURN_INT_SS6END3" ], [ "NN6E1", "T_TERM_UTURN_INT_SS6END2" ], [ "NN6E2", "T_TERM_UTURN_INT_SS6END1" ], [ "NN6E3", "T_TERM_UTURN_INT_SS6END0" ], [ "NR1BEG0", "T_TERM_UTURN_INT_SL1END3" ], [ "NR1BEG1", "T_TERM_UTURN_INT_SL1END2" ], [ "NR1BEG2", "T_TERM_UTURN_INT_SL1END1" ], [ "NR1BEG3", "T_TERM_UTURN_INT_SL1END0" ], [ "NW2BEG0", "T_TERM_UTURN_INT_SW2A3" ], [ "NW2BEG1", "T_TERM_UTURN_INT_SW2A2" ], [ "NW2BEG2", "T_TERM_UTURN_INT_SW2A1" ], [ "NW2BEG3", "T_TERM_UTURN_INT_SW2A0" ], [ "NW6A0", "T_TERM_UTURN_INT_SW6B3" ], [ "NW6A1", "T_TERM_UTURN_INT_SW6B2" ], [ "NW6A2", "T_TERM_UTURN_INT_SW6B1" ], [ "NW6A3", "T_TERM_UTURN_INT_SW6B0" ], [ "NW6B0", "T_TERM_UTURN_INT_SW6C3" ], [ "NW6B1", "T_TERM_UTURN_INT_SW6C2" ], [ "NW6B2", "T_TERM_UTURN_INT_SW6C1" ], [ "NW6B3", "T_TERM_UTURN_INT_SW6C0" ], [ "NW6C0", "T_TERM_UTURN_INT_SW6D3" ], [ "NW6C1", "T_TERM_UTURN_INT_SW6D2" ], [ "NW6C2", "T_TERM_UTURN_INT_SW6D1" ], [ "NW6C3", "T_TERM_UTURN_INT_SW6D0" ], [ "NW6D0", "T_TERM_UTURN_INT_SW6E3" ], [ "NW6D1", "T_TERM_UTURN_INT_SW6E2" ], [ "NW6D2", "T_TERM_UTURN_INT_SW6E1" ], [ "NW6D3", "T_TERM_UTURN_INT_SW6E0" ], [ "SE2A0", "T_TERM_UTURN_INT_SE2A0" ], [ "SE2A1", "T_TERM_UTURN_INT_SE2A1" ], [ "SE2A2", "T_TERM_UTURN_INT_SE2A2" ], [ "SE2A3", "T_TERM_UTURN_INT_SE2A3" ], [ "SE6B0", "T_TERM_UTURN_INT_SE6B0" ], [ "SE6B1", "T_TERM_UTURN_INT_SE6B1" ], [ "SE6B2", "T_TERM_UTURN_INT_SE6B2" ], [ "SE6B3", "T_TERM_UTURN_INT_SE6B3" ], [ "SE6C0", "T_TERM_UTURN_INT_SE6C0" ], [ "SE6C1", "T_TERM_UTURN_INT_SE6C1" ], [ "SE6C2", "T_TERM_UTURN_INT_SE6C2" ], [ "SE6C3", "T_TERM_UTURN_INT_SE6C3" ], [ "SE6D0", "T_TERM_UTURN_INT_SE6D0" ], [ "SE6D1", "T_TERM_UTURN_INT_SE6D1" ], [ "SE6D2", "T_TERM_UTURN_INT_SE6D2" ], [ "SE6D3", "T_TERM_UTURN_INT_SE6D3" ], [ "SE6E0", "T_TERM_UTURN_INT_SE6E0" ], [ "SE6E1", "T_TERM_UTURN_INT_SE6E1" ], [ "SE6E2", "T_TERM_UTURN_INT_SE6E2" ], [ "SE6E3", "T_TERM_UTURN_INT_SE6E3" ], [ "SL1END0", "T_TERM_UTURN_INT_SL1END0" ], [ "SL1END1", "T_TERM_UTURN_INT_SL1END1" ], [ "SL1END2", "T_TERM_UTURN_INT_SL1END2" ], [ "SL1END3", "T_TERM_UTURN_INT_SL1END3" ], [ "SR1END1", "T_TERM_UTURN_INT_SR1END1" ], [ "SR1END2", "T_TERM_UTURN_INT_SR1END2" ], [ "SR1END3", "T_TERM_UTURN_INT_SR1END3" ], [ "SS2A0", "T_TERM_UTURN_INT_SS2A0" ], [ "SS2A1", "T_TERM_UTURN_INT_SS2A1" ], [ "SS2A2", "T_TERM_UTURN_INT_SS2A2" ], [ "SS2A3", "T_TERM_UTURN_INT_SS2A3" ], [ "SS2END0", "T_TERM_UTURN_INT_SS2END0" ], [ "SS2END1", "T_TERM_UTURN_INT_SS2END1" ], [ "SS2END2", "T_TERM_UTURN_INT_SS2END2" ], [ "SS2END3", "T_TERM_UTURN_INT_SS2END3" ], [ "SS6A0", "T_TERM_UTURN_INT_SS6A0" ], [ "SS6A1", "T_TERM_UTURN_INT_SS6A1" ], [ "SS6A2", "T_TERM_UTURN_INT_SS6A2" ], [ "SS6A3", "T_TERM_UTURN_INT_SS6A3" ], [ "SS6B0", "T_TERM_UTURN_INT_SS6B0" ], [ "SS6B1", "T_TERM_UTURN_INT_SS6B1" ], [ "SS6B2", "T_TERM_UTURN_INT_SS6B2" ], [ "SS6B3", "T_TERM_UTURN_INT_SS6B3" ], [ "SS6C0", "T_TERM_UTURN_INT_SS6C0" ], [ "SS6C1", "T_TERM_UTURN_INT_SS6C1" ], [ "SS6C2", "T_TERM_UTURN_INT_SS6C2" ], [ "SS6C3", "T_TERM_UTURN_INT_SS6C3" ], [ "SS6D0", "T_TERM_UTURN_INT_SS6D0" ], [ "SS6D1", "T_TERM_UTURN_INT_SS6D1" ], [ "SS6D2", "T_TERM_UTURN_INT_SS6D2" ], [ "SS6D3", "T_TERM_UTURN_INT_SS6D3" ], [ "SS6E0", "T_TERM_UTURN_INT_SS6E0" ], [ "SS6E1", "T_TERM_UTURN_INT_SS6E1" ], [ "SS6E2", "T_TERM_UTURN_INT_SS6E2" ], [ "SS6E3", "T_TERM_UTURN_INT_SS6E3" ], [ "SS6END0", "T_TERM_UTURN_INT_SS6END0" ], [ "SS6END1", "T_TERM_UTURN_INT_SS6END1" ], [ "SS6END2", "T_TERM_UTURN_INT_SS6END2" ], [ "SS6END3", "T_TERM_UTURN_INT_SS6END3" ], [ "SW2A0", "T_TERM_UTURN_INT_SW2A0" ], [ "SW2A1", "T_TERM_UTURN_INT_SW2A1" ], [ "SW2A2", "T_TERM_UTURN_INT_SW2A2" ], [ "SW2A3", "T_TERM_UTURN_INT_SW2A3" ], [ "SW6B0", "T_TERM_UTURN_INT_SW6B0" ], [ "SW6B1", "T_TERM_UTURN_INT_SW6B1" ], [ "SW6B2", "T_TERM_UTURN_INT_SW6B2" ], [ "SW6B3", "T_TERM_UTURN_INT_SW6B3" ], [ "SW6C0", "T_TERM_UTURN_INT_SW6C0" ], [ "SW6C1", "T_TERM_UTURN_INT_SW6C1" ], [ "SW6C2", "T_TERM_UTURN_INT_SW6C2" ], [ "SW6C3", "T_TERM_UTURN_INT_SW6C3" ], [ "SW6D0", "T_TERM_UTURN_INT_SW6D0" ], [ "SW6D1", "T_TERM_UTURN_INT_SW6D1" ], [ "SW6D2", "T_TERM_UTURN_INT_SW6D2" ], [ "SW6D3", "T_TERM_UTURN_INT_SW6D3" ], [ "SW6E0", "T_TERM_UTURN_INT_SW6E0" ], [ "SW6E1", "T_TERM_UTURN_INT_SW6E1" ], [ "SW6E2", "T_TERM_UTURN_INT_SW6E2" ], [ "SW6E3", "T_TERM_UTURN_INT_SW6E3" ], [ "WL1BEG3", "T_TERM_UTURN_INT_WR1BEG_S0" ], [ "WL1END3", "T_TERM_UTURN_INT_WR1END_S1_0" ], [ "WR1BEG_S0", "T_TERM_UTURN_INT_WR1BEG_S0" ], [ "WR1END_S1_0", "T_TERM_UTURN_INT_WR1END_S1_0" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "IO_INT_INTERFACE_L", "L_TERM_INT" ], "wire_pairs": [ [ "INT_INTERFACE_BLOCK_OUTS_L_B0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "INT_INTERFACE_BLOCK_OUTS_L_B2", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "INT_INTERFACE_BYP0", "TERM_INT_BYP0" ], [ "INT_INTERFACE_BYP1", "TERM_INT_BYP1" ], [ "INT_INTERFACE_BYP2", "TERM_INT_BYP2" ], [ "INT_INTERFACE_BYP3", "TERM_INT_BYP3" ], [ "INT_INTERFACE_BYP4", "TERM_INT_BYP4" ], [ "INT_INTERFACE_BYP5", "TERM_INT_BYP5" ], [ "INT_INTERFACE_BYP6", "TERM_INT_BYP6" ], [ "INT_INTERFACE_BYP7", "TERM_INT_BYP7" ], [ "INT_INTERFACE_CLK0", "TERM_INT_CLK0" ], [ "INT_INTERFACE_CLK1", "TERM_INT_CLK1" ], [ "INT_INTERFACE_CTRL0", "TERM_INT_CTRL0" ], [ "INT_INTERFACE_CTRL1", "TERM_INT_CTRL1" ], [ "INT_INTERFACE_EE2A0", "L_TERM_INT_WW2A0" ], [ "INT_INTERFACE_EE2A1", "L_TERM_INT_WW2A1" ], [ "INT_INTERFACE_EE2A2", "L_TERM_INT_WW2A2" ], [ "INT_INTERFACE_EE2A3", "L_TERM_INT_WW2A3" ], [ "INT_INTERFACE_EE2BEG0", "L_TERM_INT_WW2BEG0" ], [ "INT_INTERFACE_EE2BEG1", "L_TERM_INT_WW2BEG1" ], [ "INT_INTERFACE_EE2BEG2", "L_TERM_INT_WW2BEG2" ], [ "INT_INTERFACE_EE2BEG3", "L_TERM_INT_WW2BEG3" ], [ "INT_INTERFACE_EE4A0", "L_TERM_INT_WW4A0" ], [ "INT_INTERFACE_EE4A1", "L_TERM_INT_WW4A1" ], [ "INT_INTERFACE_EE4A2", "L_TERM_INT_WW4A2" ], [ "INT_INTERFACE_EE4A3", "L_TERM_INT_WW4A3" ], [ "INT_INTERFACE_EE4B0", "L_TERM_INT_WW4B0" ], [ "INT_INTERFACE_EE4B1", "L_TERM_INT_WW4B1" ], [ "INT_INTERFACE_EE4B2", "L_TERM_INT_WW4B2" ], [ "INT_INTERFACE_EE4B3", "L_TERM_INT_WW4B3" ], [ "INT_INTERFACE_EE4BEG0", "L_TERM_INT_WW4BEG0" ], [ "INT_INTERFACE_EE4BEG1", "L_TERM_INT_WW4BEG1" ], [ "INT_INTERFACE_EE4BEG2", "L_TERM_INT_WW4BEG2" ], [ "INT_INTERFACE_EE4BEG3", "L_TERM_INT_WW4BEG3" ], [ "INT_INTERFACE_EE4C0", "L_TERM_INT_WW4C0" ], [ "INT_INTERFACE_EE4C1", "L_TERM_INT_WW4C1" ], [ "INT_INTERFACE_EE4C2", "L_TERM_INT_WW4C2" ], [ "INT_INTERFACE_EE4C3", "L_TERM_INT_WW4C3" ], [ "INT_INTERFACE_EL1BEG0", "L_TERM_INT_WL1BEG0" ], [ "INT_INTERFACE_EL1BEG1", "L_TERM_INT_WL1BEG1" ], [ "INT_INTERFACE_EL1BEG2", "L_TERM_INT_WL1BEG2" ], [ "INT_INTERFACE_EL1BEG3", "L_TERM_INT_WR1BEG2" ], [ "INT_INTERFACE_ER1BEG0", "L_TERM_INT_WR1BEG0" ], [ "INT_INTERFACE_ER1BEG1", "L_TERM_INT_WR1BEG1" ], [ "INT_INTERFACE_ER1BEG2", "L_TERM_INT_WR1BEG3" ], [ "INT_INTERFACE_ER1BEG3", "L_TERM_INT_WL1BEG3" ], [ "INT_INTERFACE_FAN0", "TERM_INT_FAN0" ], [ "INT_INTERFACE_FAN1", "TERM_INT_FAN1" ], [ "INT_INTERFACE_FAN2", "TERM_INT_FAN2" ], [ "INT_INTERFACE_FAN3", "TERM_INT_FAN3" ], [ "INT_INTERFACE_FAN4", "TERM_INT_FAN4" ], [ "INT_INTERFACE_FAN5", "TERM_INT_FAN5" ], [ "INT_INTERFACE_FAN6", "TERM_INT_FAN6" ], [ "INT_INTERFACE_FAN7", "TERM_INT_FAN7" ], [ "INT_INTERFACE_IMUX0", "TERM_INT_IMUX0" ], [ "INT_INTERFACE_IMUX1", "TERM_INT_IMUX1" ], [ "INT_INTERFACE_IMUX2", "TERM_INT_IMUX2" ], [ "INT_INTERFACE_IMUX3", "TERM_INT_IMUX3" ], [ "INT_INTERFACE_IMUX4", "TERM_INT_IMUX4" ], [ "INT_INTERFACE_IMUX5", "TERM_INT_IMUX5" ], [ "INT_INTERFACE_IMUX6", "TERM_INT_IMUX6" ], [ "INT_INTERFACE_IMUX7", "TERM_INT_IMUX7" ], [ "INT_INTERFACE_IMUX8", "TERM_INT_IMUX8" ], [ "INT_INTERFACE_IMUX9", "TERM_INT_IMUX9" ], [ "INT_INTERFACE_IMUX10", "TERM_INT_IMUX10" ], [ "INT_INTERFACE_IMUX11", "TERM_INT_IMUX11" ], [ "INT_INTERFACE_IMUX12", "TERM_INT_IMUX12" ], [ "INT_INTERFACE_IMUX13", "TERM_INT_IMUX13" ], [ "INT_INTERFACE_IMUX14", "TERM_INT_IMUX14" ], [ "INT_INTERFACE_IMUX15", "TERM_INT_IMUX15" ], [ "INT_INTERFACE_IMUX16", "TERM_INT_IMUX16" ], [ "INT_INTERFACE_IMUX17", "TERM_INT_IMUX17" ], [ "INT_INTERFACE_IMUX18", "TERM_INT_IMUX18" ], [ "INT_INTERFACE_IMUX19", "TERM_INT_IMUX19" ], [ "INT_INTERFACE_IMUX20", "TERM_INT_IMUX20" ], [ "INT_INTERFACE_IMUX21", "TERM_INT_IMUX21" ], [ "INT_INTERFACE_IMUX22", "TERM_INT_IMUX22" ], [ "INT_INTERFACE_IMUX23", "TERM_INT_IMUX23" ], [ "INT_INTERFACE_IMUX24", "TERM_INT_IMUX24" ], [ "INT_INTERFACE_IMUX25", "TERM_INT_IMUX25" ], [ "INT_INTERFACE_IMUX26", "TERM_INT_IMUX26" ], [ "INT_INTERFACE_IMUX27", "TERM_INT_IMUX27" ], [ "INT_INTERFACE_IMUX28", "TERM_INT_IMUX28" ], [ "INT_INTERFACE_IMUX29", "TERM_INT_IMUX29" ], [ "INT_INTERFACE_IMUX30", "TERM_INT_IMUX30" ], [ "INT_INTERFACE_IMUX31", "TERM_INT_IMUX31" ], [ "INT_INTERFACE_IMUX32", "TERM_INT_IMUX32" ], [ "INT_INTERFACE_IMUX33", "TERM_INT_IMUX33" ], [ "INT_INTERFACE_IMUX34", "TERM_INT_IMUX34" ], [ "INT_INTERFACE_IMUX35", "TERM_INT_IMUX35" ], [ "INT_INTERFACE_IMUX36", "TERM_INT_IMUX36" ], [ "INT_INTERFACE_IMUX37", "TERM_INT_IMUX37" ], [ "INT_INTERFACE_IMUX38", "TERM_INT_IMUX38" ], [ "INT_INTERFACE_IMUX39", "TERM_INT_IMUX39" ], [ "INT_INTERFACE_IMUX40", "TERM_INT_IMUX40" ], [ "INT_INTERFACE_IMUX41", "TERM_INT_IMUX41" ], [ "INT_INTERFACE_IMUX42", "TERM_INT_IMUX42" ], [ "INT_INTERFACE_IMUX43", "TERM_INT_IMUX43" ], [ "INT_INTERFACE_IMUX44", "TERM_INT_IMUX44" ], [ "INT_INTERFACE_IMUX45", "TERM_INT_IMUX45" ], [ "INT_INTERFACE_IMUX46", "TERM_INT_IMUX46" ], [ "INT_INTERFACE_IMUX47", "TERM_INT_IMUX47" ], [ "INT_INTERFACE_LH1", "L_TERM_INT_LH0" ], [ "INT_INTERFACE_LH2", "L_TERM_INT_LH1" ], [ "INT_INTERFACE_LH3", "L_TERM_INT_LH2" ], [ "INT_INTERFACE_LH4", "L_TERM_INT_LH3" ], [ "INT_INTERFACE_LH5", "L_TERM_INT_LH4" ], [ "INT_INTERFACE_LH6", "L_TERM_INT_LH5" ], [ "INT_INTERFACE_LH7", "L_TERM_INT_LH5" ], [ "INT_INTERFACE_LH8", "L_TERM_INT_LH4" ], [ "INT_INTERFACE_LH9", "L_TERM_INT_LH3" ], [ "INT_INTERFACE_LH10", "L_TERM_INT_LH2" ], [ "INT_INTERFACE_LH11", "L_TERM_INT_LH1" ], [ "INT_INTERFACE_LH12", "L_TERM_INT_LH0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "TERM_INT_LOGIC_OUTS_L_B13" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "TERM_INT_LOGIC_OUTS_L_B16" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "TERM_INT_LOGIC_OUTS_L_B22" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "INT_INTERFACE_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "L_TERM_INT_NW2BEG0" ], [ "INT_INTERFACE_NE2A1", "L_TERM_INT_NW2BEG1" ], [ "INT_INTERFACE_NE2A2", "L_TERM_INT_NW2BEG2" ], [ "INT_INTERFACE_NE2A3", "L_TERM_INT_NW2BEG3" ], [ "INT_INTERFACE_NE4BEG0", "L_TERM_INT_NW4BEG0" ], [ "INT_INTERFACE_NE4BEG1", "L_TERM_INT_NW4BEG1" ], [ "INT_INTERFACE_NE4BEG2", "L_TERM_INT_NW4BEG2" ], [ "INT_INTERFACE_NE4BEG3", "L_TERM_INT_NW4BEG3" ], [ "INT_INTERFACE_NE4C0", "L_TERM_INT_NW4C0" ], [ "INT_INTERFACE_NE4C1", "L_TERM_INT_NW4C1" ], [ "INT_INTERFACE_NE4C2", "L_TERM_INT_NW4C2" ], [ "INT_INTERFACE_NE4C3", "L_TERM_INT_NW4C3" ], [ "INT_INTERFACE_NW2A0", "L_TERM_INT_NW2BEG0" ], [ "INT_INTERFACE_NW2A1", "L_TERM_INT_NW2BEG1" ], [ "INT_INTERFACE_NW2A2", "L_TERM_INT_NW2BEG2" ], [ "INT_INTERFACE_NW2A3", "L_TERM_INT_NW2BEG3" ], [ "INT_INTERFACE_NW4A0", "L_TERM_INT_NW4BEG0" ], [ "INT_INTERFACE_NW4A1", "L_TERM_INT_NW4BEG1" ], [ "INT_INTERFACE_NW4A2", "L_TERM_INT_NW4BEG2" ], [ "INT_INTERFACE_NW4A3", "L_TERM_INT_NW4BEG3" ], [ "INT_INTERFACE_NW4END0", "L_TERM_INT_NW4C0" ], [ "INT_INTERFACE_NW4END1", "L_TERM_INT_NW4C1" ], [ "INT_INTERFACE_NW4END2", "L_TERM_INT_NW4C2" ], [ "INT_INTERFACE_NW4END3", "L_TERM_INT_NW4C3" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90", "L_TERM_INT_PHASER_TO_IO_OCLK1X_90" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "INT_INTERFACE_SE2A0", "L_TERM_INT_SW2BEG0" ], [ "INT_INTERFACE_SE2A1", "L_TERM_INT_SW2BEG1" ], [ "INT_INTERFACE_SE2A2", "L_TERM_INT_SW2BEG2" ], [ "INT_INTERFACE_SE2A3", "L_TERM_INT_SW2BEG3" ], [ "INT_INTERFACE_SE4BEG0", "L_TERM_INT_SW4BEG0" ], [ "INT_INTERFACE_SE4BEG1", "L_TERM_INT_SW4BEG1" ], [ "INT_INTERFACE_SE4BEG2", "L_TERM_INT_SW4BEG2" ], [ "INT_INTERFACE_SE4BEG3", "L_TERM_INT_SW4BEG3" ], [ "INT_INTERFACE_SE4C0", "L_TERM_INT_SW4C0" ], [ "INT_INTERFACE_SE4C1", "L_TERM_INT_SW4C1" ], [ "INT_INTERFACE_SE4C2", "L_TERM_INT_SW4C2" ], [ "INT_INTERFACE_SE4C3", "L_TERM_INT_SW4C3" ], [ "INT_INTERFACE_SW2A0", "L_TERM_INT_SW2BEG0" ], [ "INT_INTERFACE_SW2A1", "L_TERM_INT_SW2BEG1" ], [ "INT_INTERFACE_SW2A2", "L_TERM_INT_SW2BEG2" ], [ "INT_INTERFACE_SW2A3", "L_TERM_INT_SW2BEG3" ], [ "INT_INTERFACE_SW4A0", "L_TERM_INT_SW4BEG0" ], [ "INT_INTERFACE_SW4A1", "L_TERM_INT_SW4BEG1" ], [ "INT_INTERFACE_SW4A2", "L_TERM_INT_SW4BEG2" ], [ "INT_INTERFACE_SW4A3", "L_TERM_INT_SW4BEG3" ], [ "INT_INTERFACE_SW4END0", "L_TERM_INT_SW4C0" ], [ "INT_INTERFACE_SW4END1", "L_TERM_INT_SW4C1" ], [ "INT_INTERFACE_SW4END2", "L_TERM_INT_SW4C2" ], [ "INT_INTERFACE_SW4END3", "L_TERM_INT_SW4C3" ], [ "INT_INTERFACE_WL1END0", "L_TERM_INT_WL1BEG0" ], [ "INT_INTERFACE_WL1END1", "L_TERM_INT_WL1BEG1" ], [ "INT_INTERFACE_WL1END2", "L_TERM_INT_WL1BEG2" ], [ "INT_INTERFACE_WL1END3", "L_TERM_INT_WR1BEG2" ], [ "INT_INTERFACE_WR1END0", "L_TERM_INT_WR1BEG0" ], [ "INT_INTERFACE_WR1END1", "L_TERM_INT_WR1BEG1" ], [ "INT_INTERFACE_WR1END2", "L_TERM_INT_WR1BEG3" ], [ "INT_INTERFACE_WR1END3", "L_TERM_INT_WL1BEG3" ], [ "INT_INTERFACE_WW2A0", "L_TERM_INT_WW2BEG0" ], [ "INT_INTERFACE_WW2A1", "L_TERM_INT_WW2BEG1" ], [ "INT_INTERFACE_WW2A2", "L_TERM_INT_WW2BEG2" ], [ "INT_INTERFACE_WW2A3", "L_TERM_INT_WW2BEG3" ], [ "INT_INTERFACE_WW2END0", "L_TERM_INT_WW2A0" ], [ "INT_INTERFACE_WW2END1", "L_TERM_INT_WW2A1" ], [ "INT_INTERFACE_WW2END2", "L_TERM_INT_WW2A2" ], [ "INT_INTERFACE_WW2END3", "L_TERM_INT_WW2A3" ], [ "INT_INTERFACE_WW4A0", "L_TERM_INT_WW4BEG0" ], [ "INT_INTERFACE_WW4A1", "L_TERM_INT_WW4BEG1" ], [ "INT_INTERFACE_WW4A2", "L_TERM_INT_WW4BEG2" ], [ "INT_INTERFACE_WW4A3", "L_TERM_INT_WW4BEG3" ], [ "INT_INTERFACE_WW4B0", "L_TERM_INT_WW4A0" ], [ "INT_INTERFACE_WW4B1", "L_TERM_INT_WW4A1" ], [ "INT_INTERFACE_WW4B2", "L_TERM_INT_WW4A2" ], [ "INT_INTERFACE_WW4B3", "L_TERM_INT_WW4A3" ], [ "INT_INTERFACE_WW4C0", "L_TERM_INT_WW4B0" ], [ "INT_INTERFACE_WW4C1", "L_TERM_INT_WW4B1" ], [ "INT_INTERFACE_WW4C2", "L_TERM_INT_WW4B2" ], [ "INT_INTERFACE_WW4C3", "L_TERM_INT_WW4B3" ], [ "INT_INTERFACE_WW4END0", "L_TERM_INT_WW4C0" ], [ "INT_INTERFACE_WW4END1", "L_TERM_INT_WW4C1" ], [ "INT_INTERFACE_WW4END2", "L_TERM_INT_WW4C2" ], [ "INT_INTERFACE_WW4END3", "L_TERM_INT_WW4C3" ], [ "L_INT_INTER_DQS_IOTOPHASER", "L_TERM_INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "IO_INT_INTERFACE_R", "R_TERM_INT" ], "wire_pairs": [ [ "INT_INTERFACE_BLOCK_OUTS_B0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "INT_INTERFACE_BLOCK_OUTS_B1", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "INT_INTERFACE_BLOCK_OUTS_B2", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "INT_INTERFACE_BYP0", "TERM_INT_BYP0" ], [ "INT_INTERFACE_BYP1", "TERM_INT_BYP1" ], [ "INT_INTERFACE_BYP2", "TERM_INT_BYP2" ], [ "INT_INTERFACE_BYP3", "TERM_INT_BYP3" ], [ "INT_INTERFACE_BYP4", "TERM_INT_BYP4" ], [ "INT_INTERFACE_BYP5", "TERM_INT_BYP5" ], [ "INT_INTERFACE_BYP6", "TERM_INT_BYP6" ], [ "INT_INTERFACE_BYP7", "TERM_INT_BYP7" ], [ "INT_INTERFACE_CLK0", "TERM_INT_CLK0" ], [ "INT_INTERFACE_CLK1", "TERM_INT_CLK1" ], [ "INT_INTERFACE_CTRL0", "TERM_INT_CTRL0" ], [ "INT_INTERFACE_CTRL1", "TERM_INT_CTRL1" ], [ "INT_INTERFACE_EE2A0", "R_TERM_INT_WW2END0" ], [ "INT_INTERFACE_EE2A1", "R_TERM_INT_WW2END1" ], [ "INT_INTERFACE_EE2A2", "R_TERM_INT_WW2END2" ], [ "INT_INTERFACE_EE2A3", "R_TERM_INT_WW2END3" ], [ "INT_INTERFACE_EE2BEG0", "R_TERM_INT_WW2A0" ], [ "INT_INTERFACE_EE2BEG1", "R_TERM_INT_WW2A1" ], [ "INT_INTERFACE_EE2BEG2", "R_TERM_INT_WW2A2" ], [ "INT_INTERFACE_EE2BEG3", "R_TERM_INT_WW2A3" ], [ "INT_INTERFACE_EE4A0", "R_TERM_INT_WW4B0" ], [ "INT_INTERFACE_EE4A1", "R_TERM_INT_WW4B1" ], [ "INT_INTERFACE_EE4A2", "R_TERM_INT_WW4B2" ], [ "INT_INTERFACE_EE4A3", "R_TERM_INT_WW4B3" ], [ "INT_INTERFACE_EE4B0", "R_TERM_INT_WW4C0" ], [ "INT_INTERFACE_EE4B1", "R_TERM_INT_WW4C1" ], [ "INT_INTERFACE_EE4B2", "R_TERM_INT_WW4C2" ], [ "INT_INTERFACE_EE4B3", "R_TERM_INT_WW4C3" ], [ "INT_INTERFACE_EE4BEG0", "R_TERM_INT_WW4A0" ], [ "INT_INTERFACE_EE4BEG1", "R_TERM_INT_WW4A1" ], [ "INT_INTERFACE_EE4BEG2", "R_TERM_INT_WW4A2" ], [ "INT_INTERFACE_EE4BEG3", "R_TERM_INT_WW4A3" ], [ "INT_INTERFACE_EE4C0", "R_TERM_INT_WW4END0" ], [ "INT_INTERFACE_EE4C1", "R_TERM_INT_WW4END1" ], [ "INT_INTERFACE_EE4C2", "R_TERM_INT_WW4END2" ], [ "INT_INTERFACE_EE4C3", "R_TERM_INT_WW4END3" ], [ "INT_INTERFACE_EL1BEG0", "R_TERM_INT_WL1END0" ], [ "INT_INTERFACE_EL1BEG1", "R_TERM_INT_WL1END1" ], [ "INT_INTERFACE_EL1BEG2", "R_TERM_INT_WL1END2" ], [ "INT_INTERFACE_EL1BEG3", "R_TERM_INT_WL1END3" ], [ "INT_INTERFACE_ER1BEG0", "R_TERM_INT_WR1END0" ], [ "INT_INTERFACE_ER1BEG1", "R_TERM_INT_WR1END1" ], [ "INT_INTERFACE_ER1BEG2", "R_TERM_INT_WR1END2" ], [ "INT_INTERFACE_ER1BEG3", "R_TERM_INT_WR1END3" ], [ "INT_INTERFACE_FAN0", "TERM_INT_FAN0" ], [ "INT_INTERFACE_FAN1", "TERM_INT_FAN1" ], [ "INT_INTERFACE_FAN2", "TERM_INT_FAN2" ], [ "INT_INTERFACE_FAN3", "TERM_INT_FAN3" ], [ "INT_INTERFACE_FAN4", "TERM_INT_FAN4" ], [ "INT_INTERFACE_FAN5", "TERM_INT_FAN5" ], [ "INT_INTERFACE_FAN6", "TERM_INT_FAN6" ], [ "INT_INTERFACE_FAN7", "TERM_INT_FAN7" ], [ "INT_INTERFACE_IMUX0", "TERM_INT_IMUX0" ], [ "INT_INTERFACE_IMUX1", "TERM_INT_IMUX1" ], [ "INT_INTERFACE_IMUX2", "TERM_INT_IMUX2" ], [ "INT_INTERFACE_IMUX3", "TERM_INT_IMUX3" ], [ "INT_INTERFACE_IMUX4", "TERM_INT_IMUX4" ], [ "INT_INTERFACE_IMUX5", "TERM_INT_IMUX5" ], [ "INT_INTERFACE_IMUX6", "TERM_INT_IMUX6" ], [ "INT_INTERFACE_IMUX7", "TERM_INT_IMUX7" ], [ "INT_INTERFACE_IMUX8", "TERM_INT_IMUX8" ], [ "INT_INTERFACE_IMUX9", "TERM_INT_IMUX9" ], [ "INT_INTERFACE_IMUX10", "TERM_INT_IMUX10" ], [ "INT_INTERFACE_IMUX11", "TERM_INT_IMUX11" ], [ "INT_INTERFACE_IMUX12", "TERM_INT_IMUX12" ], [ "INT_INTERFACE_IMUX13", "TERM_INT_IMUX13" ], [ "INT_INTERFACE_IMUX14", "TERM_INT_IMUX14" ], [ "INT_INTERFACE_IMUX15", "TERM_INT_IMUX15" ], [ "INT_INTERFACE_IMUX16", "TERM_INT_IMUX16" ], [ "INT_INTERFACE_IMUX17", "TERM_INT_IMUX17" ], [ "INT_INTERFACE_IMUX18", "TERM_INT_IMUX18" ], [ "INT_INTERFACE_IMUX19", "TERM_INT_IMUX19" ], [ "INT_INTERFACE_IMUX20", "TERM_INT_IMUX20" ], [ "INT_INTERFACE_IMUX21", "TERM_INT_IMUX21" ], [ "INT_INTERFACE_IMUX22", "TERM_INT_IMUX22" ], [ "INT_INTERFACE_IMUX23", "TERM_INT_IMUX23" ], [ "INT_INTERFACE_IMUX24", "TERM_INT_IMUX24" ], [ "INT_INTERFACE_IMUX25", "TERM_INT_IMUX25" ], [ "INT_INTERFACE_IMUX26", "TERM_INT_IMUX26" ], [ "INT_INTERFACE_IMUX27", "TERM_INT_IMUX27" ], [ "INT_INTERFACE_IMUX28", "TERM_INT_IMUX28" ], [ "INT_INTERFACE_IMUX29", "TERM_INT_IMUX29" ], [ "INT_INTERFACE_IMUX30", "TERM_INT_IMUX30" ], [ "INT_INTERFACE_IMUX31", "TERM_INT_IMUX31" ], [ "INT_INTERFACE_IMUX32", "TERM_INT_IMUX32" ], [ "INT_INTERFACE_IMUX33", "TERM_INT_IMUX33" ], [ "INT_INTERFACE_IMUX34", "TERM_INT_IMUX34" ], [ "INT_INTERFACE_IMUX35", "TERM_INT_IMUX35" ], [ "INT_INTERFACE_IMUX36", "TERM_INT_IMUX36" ], [ "INT_INTERFACE_IMUX37", "TERM_INT_IMUX37" ], [ "INT_INTERFACE_IMUX38", "TERM_INT_IMUX38" ], [ "INT_INTERFACE_IMUX39", "TERM_INT_IMUX39" ], [ "INT_INTERFACE_IMUX40", "TERM_INT_IMUX40" ], [ "INT_INTERFACE_IMUX41", "TERM_INT_IMUX41" ], [ "INT_INTERFACE_IMUX42", "TERM_INT_IMUX42" ], [ "INT_INTERFACE_IMUX43", "TERM_INT_IMUX43" ], [ "INT_INTERFACE_IMUX44", "TERM_INT_IMUX44" ], [ "INT_INTERFACE_IMUX45", "TERM_INT_IMUX45" ], [ "INT_INTERFACE_IMUX46", "TERM_INT_IMUX46" ], [ "INT_INTERFACE_IMUX47", "TERM_INT_IMUX47" ], [ "INT_INTERFACE_LH1", "R_TERM_INT_LH0" ], [ "INT_INTERFACE_LH2", "R_TERM_INT_LH1" ], [ "INT_INTERFACE_LH3", "R_TERM_INT_LH2" ], [ "INT_INTERFACE_LH4", "R_TERM_INT_LH3" ], [ "INT_INTERFACE_LH5", "R_TERM_INT_LH4" ], [ "INT_INTERFACE_LH6", "R_TERM_INT_LH5" ], [ "INT_INTERFACE_LH7", "R_TERM_INT_LH5" ], [ "INT_INTERFACE_LH8", "R_TERM_INT_LH4" ], [ "INT_INTERFACE_LH9", "R_TERM_INT_LH3" ], [ "INT_INTERFACE_LH10", "R_TERM_INT_LH2" ], [ "INT_INTERFACE_LH11", "R_TERM_INT_LH1" ], [ "INT_INTERFACE_LH12", "R_TERM_INT_LH0" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "TERM_INT_LOGIC_OUTS_L_B13" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "TERM_INT_LOGIC_OUTS_L_B16" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "TERM_INT_LOGIC_OUTS_L_B22" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "INT_INTERFACE_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "INT_INTERFACE_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "INT_INTERFACE_NE2A0", "R_TERM_INT_NW2A0" ], [ "INT_INTERFACE_NE2A1", "R_TERM_INT_NW2A1" ], [ "INT_INTERFACE_NE2A2", "R_TERM_INT_NW2A2" ], [ "INT_INTERFACE_NE2A3", "R_TERM_INT_NW2A3" ], [ "INT_INTERFACE_NE4BEG0", "R_TERM_INT_NW4A0" ], [ "INT_INTERFACE_NE4BEG1", "R_TERM_INT_NW4A1" ], [ "INT_INTERFACE_NE4BEG2", "R_TERM_INT_NW4A2" ], [ "INT_INTERFACE_NE4BEG3", "R_TERM_INT_NW4A3" ], [ "INT_INTERFACE_NE4C0", "R_TERM_INT_NW4END0" ], [ "INT_INTERFACE_NE4C1", "R_TERM_INT_NW4END1" ], [ "INT_INTERFACE_NE4C2", "R_TERM_INT_NW4END2" ], [ "INT_INTERFACE_NE4C3", "R_TERM_INT_NW4END3" ], [ "INT_INTERFACE_NW2A0", "R_TERM_INT_NW2A0" ], [ "INT_INTERFACE_NW2A1", "R_TERM_INT_NW2A1" ], [ "INT_INTERFACE_NW2A2", "R_TERM_INT_NW2A2" ], [ "INT_INTERFACE_NW2A3", "R_TERM_INT_NW2A3" ], [ "INT_INTERFACE_NW4A0", "R_TERM_INT_NW4A0" ], [ "INT_INTERFACE_NW4A1", "R_TERM_INT_NW4A1" ], [ "INT_INTERFACE_NW4A2", "R_TERM_INT_NW4A2" ], [ "INT_INTERFACE_NW4A3", "R_TERM_INT_NW4A3" ], [ "INT_INTERFACE_NW4END0", "R_TERM_INT_NW4END0" ], [ "INT_INTERFACE_NW4END1", "R_TERM_INT_NW4END1" ], [ "INT_INTERFACE_NW4END2", "R_TERM_INT_NW4END2" ], [ "INT_INTERFACE_NW4END3", "R_TERM_INT_NW4END3" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "INT_INTERFACE_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90", "L_TERM_INT_PHASER_TO_IO_OCLK1X_90" ], [ "INT_INTERFACE_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "INT_INTERFACE_SE2A0", "R_TERM_INT_SW2A0" ], [ "INT_INTERFACE_SE2A1", "R_TERM_INT_SW2A1" ], [ "INT_INTERFACE_SE2A2", "R_TERM_INT_SW2A2" ], [ "INT_INTERFACE_SE2A3", "R_TERM_INT_SW2A3" ], [ "INT_INTERFACE_SE4BEG0", "R_TERM_INT_SW4A0" ], [ "INT_INTERFACE_SE4BEG1", "R_TERM_INT_SW4A1" ], [ "INT_INTERFACE_SE4BEG2", "R_TERM_INT_SW4A2" ], [ "INT_INTERFACE_SE4BEG3", "R_TERM_INT_SW4A3" ], [ "INT_INTERFACE_SE4C0", "R_TERM_INT_SW4END0" ], [ "INT_INTERFACE_SE4C1", "R_TERM_INT_SW4END1" ], [ "INT_INTERFACE_SE4C2", "R_TERM_INT_SW4END2" ], [ "INT_INTERFACE_SE4C3", "R_TERM_INT_SW4END3" ], [ "INT_INTERFACE_SW2A0", "R_TERM_INT_SW2A0" ], [ "INT_INTERFACE_SW2A1", "R_TERM_INT_SW2A1" ], [ "INT_INTERFACE_SW2A2", "R_TERM_INT_SW2A2" ], [ "INT_INTERFACE_SW2A3", "R_TERM_INT_SW2A3" ], [ "INT_INTERFACE_SW4A0", "R_TERM_INT_SW4A0" ], [ "INT_INTERFACE_SW4A1", "R_TERM_INT_SW4A1" ], [ "INT_INTERFACE_SW4A2", "R_TERM_INT_SW4A2" ], [ "INT_INTERFACE_SW4A3", "R_TERM_INT_SW4A3" ], [ "INT_INTERFACE_SW4END0", "R_TERM_INT_SW4END0" ], [ "INT_INTERFACE_SW4END1", "R_TERM_INT_SW4END1" ], [ "INT_INTERFACE_SW4END2", "R_TERM_INT_SW4END2" ], [ "INT_INTERFACE_SW4END3", "R_TERM_INT_SW4END3" ], [ "INT_INTERFACE_WL1END0", "R_TERM_INT_WL1END0" ], [ "INT_INTERFACE_WL1END1", "R_TERM_INT_WL1END1" ], [ "INT_INTERFACE_WL1END2", "R_TERM_INT_WL1END2" ], [ "INT_INTERFACE_WL1END3", "R_TERM_INT_WL1END3" ], [ "INT_INTERFACE_WR1END0", "R_TERM_INT_WR1END0" ], [ "INT_INTERFACE_WR1END1", "R_TERM_INT_WR1END1" ], [ "INT_INTERFACE_WR1END2", "R_TERM_INT_WR1END2" ], [ "INT_INTERFACE_WR1END3", "R_TERM_INT_WR1END3" ], [ "INT_INTERFACE_WW2A0", "R_TERM_INT_WW2A0" ], [ "INT_INTERFACE_WW2A1", "R_TERM_INT_WW2A1" ], [ "INT_INTERFACE_WW2A2", "R_TERM_INT_WW2A2" ], [ "INT_INTERFACE_WW2A3", "R_TERM_INT_WW2A3" ], [ "INT_INTERFACE_WW2END0", "R_TERM_INT_WW2END0" ], [ "INT_INTERFACE_WW2END1", "R_TERM_INT_WW2END1" ], [ "INT_INTERFACE_WW2END2", "R_TERM_INT_WW2END2" ], [ "INT_INTERFACE_WW2END3", "R_TERM_INT_WW2END3" ], [ "INT_INTERFACE_WW4A0", "R_TERM_INT_WW4A0" ], [ "INT_INTERFACE_WW4A1", "R_TERM_INT_WW4A1" ], [ "INT_INTERFACE_WW4A2", "R_TERM_INT_WW4A2" ], [ "INT_INTERFACE_WW4A3", "R_TERM_INT_WW4A3" ], [ "INT_INTERFACE_WW4B0", "R_TERM_INT_WW4B0" ], [ "INT_INTERFACE_WW4B1", "R_TERM_INT_WW4B1" ], [ "INT_INTERFACE_WW4B2", "R_TERM_INT_WW4B2" ], [ "INT_INTERFACE_WW4B3", "R_TERM_INT_WW4B3" ], [ "INT_INTERFACE_WW4C0", "R_TERM_INT_WW4C0" ], [ "INT_INTERFACE_WW4C1", "R_TERM_INT_WW4C1" ], [ "INT_INTERFACE_WW4C2", "R_TERM_INT_WW4C2" ], [ "INT_INTERFACE_WW4C3", "R_TERM_INT_WW4C3" ], [ "INT_INTERFACE_WW4END0", "R_TERM_INT_WW4END0" ], [ "INT_INTERFACE_WW4END1", "R_TERM_INT_WW4END1" ], [ "INT_INTERFACE_WW4END2", "R_TERM_INT_WW4END2" ], [ "INT_INTERFACE_WW4END3", "R_TERM_INT_WW4END3" ], [ "L_INT_INTER_DQS_IOTOPHASER", "L_TERM_INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOB33", "LIOI3" ], "wire_pairs": [ [ "IOB_DIFF_TERM_INT_EN", "LIOI_DIFF_TERM_INT_EN" ], [ "IOB_IBUF0", "LIOI_IBUF0" ], [ "IOB_IBUF1", "LIOI_IBUF1" ], [ "IOB_IBUF_DISABLE0", "LIOI_IBUF_DISABLE0" ], [ "IOB_IBUF_DISABLE1", "LIOI_IBUF_DISABLE1" ], [ "IOB_KEEPER_INT_EN_0", "LIOI_KEEPER_INT_EN_0" ], [ "IOB_KEEPER_INT_EN_1", "LIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "LIOI_O0" ], [ "IOB_O1", "LIOI_O1" ], [ "IOB_PD_INT_EN_0", "LIOI_PD_INT_EN_0" ], [ "IOB_PD_INT_EN_1", "LIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_0", "LIOI_PU_INT_EN_0" ], [ "IOB_PU_INT_EN_1", "LIOI_PU_INT_EN_1" ], [ "IOB_T0", "LIOI_T0" ], [ "IOB_T1", "LIOI_T1" ], [ "LIOB_IN_TERM0", "LIOI_DCI_T_TERM0" ], [ "LIOB_IN_TERM1", "LIOI_DCI_T_TERM1" ], [ "LIOB_MONITOR_N", "IOI_MONITOR_N" ], [ "LIOB_MONITOR_P", "IOI_MONITOR_P" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOB33", "LIOI3_TBYTESRC" ], "wire_pairs": [ [ "IOB_DIFF_TERM_INT_EN", "LIOI_DIFF_TERM_INT_EN" ], [ "IOB_IBUF0", "LIOI_IBUF0" ], [ "IOB_IBUF1", "LIOI_IBUF1" ], [ "IOB_IBUF_DISABLE0", "LIOI_IBUF_DISABLE0" ], [ "IOB_IBUF_DISABLE1", "LIOI_IBUF_DISABLE1" ], [ "IOB_KEEPER_INT_EN_0", "LIOI_KEEPER_INT_EN_0" ], [ "IOB_KEEPER_INT_EN_1", "LIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "LIOI_O0" ], [ "IOB_O1", "LIOI_O1" ], [ "IOB_PD_INT_EN_0", "LIOI_PD_INT_EN_0" ], [ "IOB_PD_INT_EN_1", "LIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_0", "LIOI_PU_INT_EN_0" ], [ "IOB_PU_INT_EN_1", "LIOI_PU_INT_EN_1" ], [ "IOB_T0", "LIOI_T0" ], [ "IOB_T1", "LIOI_T1" ], [ "LIOB_IN_TERM0", "LIOI_DCI_T_TERM0" ], [ "LIOB_IN_TERM1", "LIOI_DCI_T_TERM1" ], [ "LIOB_MONITOR_N", "IOI_MONITOR_N" ], [ "LIOB_MONITOR_P", "IOI_MONITOR_P" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOB33", "LIOI3_TBYTETERM" ], "wire_pairs": [ [ "IOB_DIFF_TERM_INT_EN", "LIOI_DIFF_TERM_INT_EN" ], [ "IOB_IBUF0", "LIOI_IBUF0" ], [ "IOB_IBUF1", "LIOI_IBUF1" ], [ "IOB_IBUF_DISABLE0", "LIOI_IBUF_DISABLE0" ], [ "IOB_IBUF_DISABLE1", "LIOI_IBUF_DISABLE1" ], [ "IOB_KEEPER_INT_EN_0", "LIOI_KEEPER_INT_EN_0" ], [ "IOB_KEEPER_INT_EN_1", "LIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "LIOI_O0" ], [ "IOB_O1", "LIOI_O1" ], [ "IOB_PD_INT_EN_0", "LIOI_PD_INT_EN_0" ], [ "IOB_PD_INT_EN_1", "LIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_0", "LIOI_PU_INT_EN_0" ], [ "IOB_PU_INT_EN_1", "LIOI_PU_INT_EN_1" ], [ "IOB_T0", "LIOI_T0" ], [ "IOB_T1", "LIOI_T1" ], [ "LIOB_IN_TERM0", "LIOI_DCI_T_TERM0" ], [ "LIOB_IN_TERM1", "LIOI_DCI_T_TERM1" ], [ "LIOB_MONITOR_N", "IOI_MONITOR_N" ], [ "LIOB_MONITOR_P", "IOI_MONITOR_P" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOB33_SING", "LIOI3_SING" ], "wire_pairs": [ [ "IOB_IBUF0", "LIOI_IBUF0" ], [ "IOB_IBUF_DISABLE0", "LIOI_IBUF_DISABLE0" ], [ "IOB_KEEPER_INT_EN_1", "LIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "LIOI_O0" ], [ "IOB_PD_INT_EN_1", "LIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_1", "LIOI_PU_INT_EN_1" ], [ "IOB_T0", "LIOI_T0" ], [ "LIOB_IN_TERM0", "LIOI_DCI_T_TERM0" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "LIOI3", "LIOI3" ], "wire_pairs": [ [ "IOI_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0_1" ], [ "IOI_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1_1" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "LIOI3", "LIOI3" ], "wire_pairs": [ [ "IOI_IMUX_RC0", "IOI_IMUX_RC2" ], [ "IOI_IMUX_RC1", "IOI_IMUX_RC3" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2_1" ], [ "IOI_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3_1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN" ], [ "LIOI_I2GCLK_BOT1", "LIOI_I2GCLK_TOP0" ], [ "LIOI_I2GCLK_TOP0", "LIOI_I2GCLK_TOP1" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "LIOI3", "LIOI3_SING" ], "wire_pairs": [ [ "IOI_IOCLK0", "IOI_SING_IOCLK0" ], [ "IOI_IOCLK1", "IOI_SING_IOCLK1" ], [ "IOI_IOCLK2", "IOI_SING_IOCLK2" ], [ "IOI_IOCLK3", "IOI_SING_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_SING_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_SING_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_SING_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_SING_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_SING_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_SING_LEAF_GCLK5" ], [ "IOI_RCLK_FORIO0", "IOI_SING_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_SING_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_SING_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_SING_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_SING_TBYTEIN" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "LIOI3", "LIOI3_SING" ], "wire_pairs": [ [ "IOI_IOCLK0", "IOI_SING_IOCLK0" ], [ "IOI_IOCLK1", "IOI_SING_IOCLK1" ], [ "IOI_IOCLK2", "IOI_SING_IOCLK2" ], [ "IOI_IOCLK3", "IOI_SING_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_SING_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_SING_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_SING_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_SING_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_SING_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_SING_LEAF_GCLK5" ], [ "IOI_RCLK_FORIO0", "IOI_SING_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_SING_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_SING_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_SING_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_SING_TBYTEIN" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "LIOI3", "LIOI3_TBYTESRC" ], "wire_pairs": [ [ "IOI_IMUX_RC2", "IOI_IMUX_RC0" ], [ "IOI_IMUX_RC3", "IOI_IMUX_RC1" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2_1", "IOI_RCLK_DIV_CE2" ], [ "IOI_RCLK_DIV_CE3_1", "IOI_RCLK_DIV_CE3" ], [ "IOI_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0_1" ], [ "IOI_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1_1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "LIOI3", "LIOI3_TBYTESRC" ], "wire_pairs": [ [ "IOI_IMUX_RC0", "IOI_IMUX_RC2" ], [ "IOI_IMUX_RC1", "IOI_IMUX_RC3" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2_1" ], [ "IOI_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3_1" ], [ "IOI_RCLK_DIV_CLR0_1", "IOI_RCLK_DIV_CLR0" ], [ "IOI_RCLK_DIV_CLR1_1", "IOI_RCLK_DIV_CLR1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "LIOI3", "LIOI3_TBYTETERM" ], "wire_pairs": [ [ "IOI_IMUX_RC2", "IOI_IMUX_RC0" ], [ "IOI_IMUX_RC3", "IOI_IMUX_RC1" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2_1", "IOI_RCLK_DIV_CE2" ], [ "IOI_RCLK_DIV_CE3_1", "IOI_RCLK_DIV_CE3" ], [ "IOI_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0_1" ], [ "IOI_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1_1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "LIOI3", "LIOI3_TBYTETERM" ], "wire_pairs": [ [ "IOI_IMUX_RC0", "IOI_IMUX_RC2" ], [ "IOI_IMUX_RC1", "IOI_IMUX_RC3" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2_1" ], [ "IOI_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3_1" ], [ "IOI_RCLK_DIV_CLR0_1", "IOI_RCLK_DIV_CLR0" ], [ "IOI_RCLK_DIV_CLR1_1", "IOI_RCLK_DIV_CLR1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN_TERM" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "LIOI3", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_1", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_1", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_1", "TERM_INT_BYP0" ], [ "IOI_BYP1_1", "TERM_INT_BYP1" ], [ "IOI_BYP2_1", "TERM_INT_BYP2" ], [ "IOI_BYP3_1", "TERM_INT_BYP3" ], [ "IOI_BYP4_1", "TERM_INT_BYP4" ], [ "IOI_BYP5_1", "TERM_INT_BYP5" ], [ "IOI_BYP6_1", "TERM_INT_BYP6" ], [ "IOI_BYP7_1", "TERM_INT_BYP7" ], [ "IOI_CLK0_1", "TERM_INT_CLK0" ], [ "IOI_CLK1_1", "TERM_INT_CLK1" ], [ "IOI_CTRL0_1", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_1", "TERM_INT_CTRL1" ], [ "IOI_FAN0_1", "TERM_INT_FAN0" ], [ "IOI_FAN1_1", "TERM_INT_FAN1" ], [ "IOI_FAN2_1", "TERM_INT_FAN2" ], [ "IOI_FAN3_1", "TERM_INT_FAN3" ], [ "IOI_FAN4_1", "TERM_INT_FAN4" ], [ "IOI_FAN5_1", "TERM_INT_FAN5" ], [ "IOI_FAN6_1", "TERM_INT_FAN6" ], [ "IOI_FAN7_1", "TERM_INT_FAN7" ], [ "IOI_IMUX0_1", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_1", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_1", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_1", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_1", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_1", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_1", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_1", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_1", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_1", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_1", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_1", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_1", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_1", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_1", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_1", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_1", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_1", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_1", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_1", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_1", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_1", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_1", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_1", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_1", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_1", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_1", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_1", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_1", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_1", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_1", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_1", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_1", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_1", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_1", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_1", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_1", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_1", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_1", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_1", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_1", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_1", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_1", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_1", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_1", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_1", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_1", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_1", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_1", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_1", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_1", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_1", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_1", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_1", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_1", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_1", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_1", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS13_1", "TERM_INT_LOGIC_OUTS_L_B13" ], [ "IOI_LOGIC_OUTS14_1", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_1", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS16_1", "TERM_INT_LOGIC_OUTS_L_B16" ], [ "IOI_LOGIC_OUTS18_1", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_1", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_1", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS22_1", "TERM_INT_LOGIC_OUTS_L_B22" ], [ "IOI_LOGIC_OUTS23_1", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLKDIV_0", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_ICLK_0", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV_0", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK_0", "L_TERM_INT_PHASER_TO_IO_OCLK" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOI3", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS13_0", "TERM_INT_LOGIC_OUTS_L_B13" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS16_0", "TERM_INT_LOGIC_OUTS_L_B16" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "IOI_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "LIOI_I2GCLK_TOP0", "L_TERM_INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOI3_SING", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "LIOI3_TBYTESRC", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_1", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_1", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_1", "TERM_INT_BYP0" ], [ "IOI_BYP1_1", "TERM_INT_BYP1" ], [ "IOI_BYP2_1", "TERM_INT_BYP2" ], [ "IOI_BYP3_1", "TERM_INT_BYP3" ], [ "IOI_BYP4_1", "TERM_INT_BYP4" ], [ "IOI_BYP5_1", "TERM_INT_BYP5" ], [ "IOI_BYP6_1", "TERM_INT_BYP6" ], [ "IOI_BYP7_1", "TERM_INT_BYP7" ], [ "IOI_CLK0_1", "TERM_INT_CLK0" ], [ "IOI_CLK1_1", "TERM_INT_CLK1" ], [ "IOI_CTRL0_1", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_1", "TERM_INT_CTRL1" ], [ "IOI_FAN0_1", "TERM_INT_FAN0" ], [ "IOI_FAN1_1", "TERM_INT_FAN1" ], [ "IOI_FAN2_1", "TERM_INT_FAN2" ], [ "IOI_FAN3_1", "TERM_INT_FAN3" ], [ "IOI_FAN4_1", "TERM_INT_FAN4" ], [ "IOI_FAN5_1", "TERM_INT_FAN5" ], [ "IOI_FAN6_1", "TERM_INT_FAN6" ], [ "IOI_FAN7_1", "TERM_INT_FAN7" ], [ "IOI_IMUX0_1", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_1", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_1", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_1", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_1", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_1", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_1", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_1", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_1", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_1", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_1", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_1", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_1", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_1", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_1", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_1", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_1", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_1", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_1", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_1", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_1", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_1", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_1", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_1", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_1", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_1", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_1", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_1", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_1", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_1", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_1", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_1", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_1", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_1", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_1", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_1", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_1", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_1", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_1", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_1", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_1", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_1", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_1", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_1", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_1", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_1", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_1", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_1", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_1", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_1", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_1", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_1", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_1", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_1", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_1", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_1", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_1", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS14_1", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_1", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS18_1", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_1", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_1", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS23_1", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLKDIV_0", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_ICLK_0", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_OCLK1X_90_0", "L_TERM_INT_PHASER_TO_IO_OCLK1X_90" ], [ "IOI_PHASER_TO_IO_OCLKDIV_0", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK_0", "L_TERM_INT_PHASER_TO_IO_OCLK" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOI3_TBYTESRC", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "IOI_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "LIOI_I2GCLK_TOP0", "L_TERM_INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "LIOI3_TBYTETERM", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_1", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_1", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_1", "TERM_INT_BYP0" ], [ "IOI_BYP1_1", "TERM_INT_BYP1" ], [ "IOI_BYP2_1", "TERM_INT_BYP2" ], [ "IOI_BYP3_1", "TERM_INT_BYP3" ], [ "IOI_BYP4_1", "TERM_INT_BYP4" ], [ "IOI_BYP5_1", "TERM_INT_BYP5" ], [ "IOI_BYP6_1", "TERM_INT_BYP6" ], [ "IOI_BYP7_1", "TERM_INT_BYP7" ], [ "IOI_CLK0_1", "TERM_INT_CLK0" ], [ "IOI_CLK1_1", "TERM_INT_CLK1" ], [ "IOI_CTRL0_1", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_1", "TERM_INT_CTRL1" ], [ "IOI_FAN0_1", "TERM_INT_FAN0" ], [ "IOI_FAN1_1", "TERM_INT_FAN1" ], [ "IOI_FAN2_1", "TERM_INT_FAN2" ], [ "IOI_FAN3_1", "TERM_INT_FAN3" ], [ "IOI_FAN4_1", "TERM_INT_FAN4" ], [ "IOI_FAN5_1", "TERM_INT_FAN5" ], [ "IOI_FAN6_1", "TERM_INT_FAN6" ], [ "IOI_FAN7_1", "TERM_INT_FAN7" ], [ "IOI_IMUX0_1", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_1", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_1", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_1", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_1", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_1", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_1", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_1", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_1", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_1", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_1", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_1", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_1", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_1", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_1", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_1", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_1", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_1", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_1", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_1", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_1", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_1", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_1", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_1", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_1", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_1", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_1", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_1", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_1", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_1", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_1", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_1", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_1", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_1", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_1", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_1", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_1", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_1", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_1", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_1", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_1", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_1", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_1", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_1", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_1", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_1", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_1", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_1", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_1", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_1", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_1", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_1", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_1", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_1", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_1", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_1", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_1", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS14_1", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_1", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS18_1", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_1", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_1", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS23_1", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLKDIV_0", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_ICLK_0", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV_0", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK_0", "L_TERM_INT_PHASER_TO_IO_OCLK" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "LIOI3_TBYTETERM", "L_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "IOI_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ] ] }, { "grid_deltas": [ 0, -10 ], "tile_types": [ "MONITOR_BOT_FUJI2", "MONITOR_MID_FUJI2" ], "wire_pairs": [ [ "MONITOR_VERT_VAUXN0", "MONITOR_VERT_VAUXN0" ], [ "MONITOR_VERT_VAUXN1", "MONITOR_VERT_VAUXN1" ], [ "MONITOR_VERT_VAUXN2", "MONITOR_VERT_VAUXN2" ], [ "MONITOR_VERT_VAUXN3", "MONITOR_VERT_VAUXN3" ], [ "MONITOR_VERT_VAUXN4", "MONITOR_VERT_VAUXN4" ], [ "MONITOR_VERT_VAUXN5", "MONITOR_VERT_VAUXN5" ], [ "MONITOR_VERT_VAUXN8", "MONITOR_VERT_VAUXN8" ], [ "MONITOR_VERT_VAUXN9", "MONITOR_VERT_VAUXN9" ], [ "MONITOR_VERT_VAUXN10", "MONITOR_VERT_VAUXN10" ], [ "MONITOR_VERT_VAUXN11", "MONITOR_VERT_VAUXN11" ], [ "MONITOR_VERT_VAUXN12", "MONITOR_VERT_VAUXN12" ], [ "MONITOR_VERT_VAUXP0", "MONITOR_VERT_VAUXP0" ], [ "MONITOR_VERT_VAUXP1", "MONITOR_VERT_VAUXP1" ], [ "MONITOR_VERT_VAUXP2", "MONITOR_VERT_VAUXP2" ], [ "MONITOR_VERT_VAUXP3", "MONITOR_VERT_VAUXP3" ], [ "MONITOR_VERT_VAUXP4", "MONITOR_VERT_VAUXP4" ], [ "MONITOR_VERT_VAUXP5", "MONITOR_VERT_VAUXP5" ], [ "MONITOR_VERT_VAUXP8", "MONITOR_VERT_VAUXP8" ], [ "MONITOR_VERT_VAUXP9", "MONITOR_VERT_VAUXP9" ], [ "MONITOR_VERT_VAUXP10", "MONITOR_VERT_VAUXP10" ], [ "MONITOR_VERT_VAUXP11", "MONITOR_VERT_VAUXP11" ], [ "MONITOR_VERT_VAUXP12", "MONITOR_VERT_VAUXP12" ] ] }, { "grid_deltas": [ 1, -9 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_9", "VFRAME_BYP0" ], [ "MONITOR_BYP1_9", "VFRAME_BYP1" ], [ "MONITOR_BYP2_9", "VFRAME_BYP2" ], [ "MONITOR_BYP3_9", "VFRAME_BYP3" ], [ "MONITOR_BYP4_9", "VFRAME_BYP4" ], [ "MONITOR_BYP5_9", "VFRAME_BYP5" ], [ "MONITOR_BYP6_9", "VFRAME_BYP6" ], [ "MONITOR_BYP7_9", "VFRAME_BYP7" ], [ "MONITOR_CLK0_9", "VFRAME_CLK0" ], [ "MONITOR_CLK1_9", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_9", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_9", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_9", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_9", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_9", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_9", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_9", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_9", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_9", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_9", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_9", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_9", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_9", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_9", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_9", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_9", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_9", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_9", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_9", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_9", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_9", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_9", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_9", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_9", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_9", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_9", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_9", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_9", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_9", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_9", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_9", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_9", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_9", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_9", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_9", "VFRAME_FAN0" ], [ "MONITOR_FAN1_9", "VFRAME_FAN1" ], [ "MONITOR_FAN2_9", "VFRAME_FAN2" ], [ "MONITOR_FAN3_9", "VFRAME_FAN3" ], [ "MONITOR_FAN4_9", "VFRAME_FAN4" ], [ "MONITOR_FAN5_9", "VFRAME_FAN5" ], [ "MONITOR_FAN6_9", "VFRAME_FAN6" ], [ "MONITOR_FAN7_9", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_9", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_9", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_9", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_9", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_9", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_9", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_9", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_9", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_9", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_9", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_9", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_9", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_9", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_9", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_9", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_9", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_9", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_9", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_9", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_9", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_9", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_9", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_9", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_9", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_9", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_9", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_9", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_9", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_9", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_9", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_9", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_9", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_9", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_9", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_9", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_9", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_9", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_9", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_9", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_9", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_9", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_9", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_9", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_9", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_9", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_9", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_9", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_9", "VFRAME_IMUX47" ], [ "MONITOR_LH1_9", "VFRAME_LH1" ], [ "MONITOR_LH2_9", "VFRAME_LH2" ], [ "MONITOR_LH3_9", "VFRAME_LH3" ], [ "MONITOR_LH4_9", "VFRAME_LH4" ], [ "MONITOR_LH5_9", "VFRAME_LH5" ], [ "MONITOR_LH6_9", "VFRAME_LH6" ], [ "MONITOR_LH7_9", "VFRAME_LH7" ], [ "MONITOR_LH8_9", "VFRAME_LH8" ], [ "MONITOR_LH9_9", "VFRAME_LH9" ], [ "MONITOR_LH10_9", "VFRAME_LH10" ], [ "MONITOR_LH11_9", "VFRAME_LH11" ], [ "MONITOR_LH12_9", "VFRAME_LH12" ], [ "MONITOR_NE2A0_9", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_9", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_9", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_9", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_9", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_9", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_9", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_9", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_9", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_9", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_9", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_9", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_9", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_9", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_9", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_9", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_9", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_9", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_9", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_9", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_9", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_9", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_9", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_9", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_9", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_9", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_9", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_9", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_9", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_9", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_9", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_9", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_9", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_9", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_9", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_9", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_9", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_9", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_9", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_9", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_9", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_9", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_9", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_9", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_9", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_9", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_9", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_9", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_9", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_9", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_9", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_9", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_9", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_9", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_9", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_9", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_9", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_9", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_9", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_9", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_9", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_9", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_9", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_9", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_9", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_9", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_9", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_9", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_9", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_9", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_9", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_9", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_9", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_9", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_9", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_9", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_9", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_9", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_9", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_9", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -8 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_8", "VFRAME_BYP0" ], [ "MONITOR_BYP1_8", "VFRAME_BYP1" ], [ "MONITOR_BYP2_8", "VFRAME_BYP2" ], [ "MONITOR_BYP3_8", "VFRAME_BYP3" ], [ "MONITOR_BYP4_8", "VFRAME_BYP4" ], [ "MONITOR_BYP5_8", "VFRAME_BYP5" ], [ "MONITOR_BYP6_8", "VFRAME_BYP6" ], [ "MONITOR_BYP7_8", "VFRAME_BYP7" ], [ "MONITOR_CLK0_8", "VFRAME_CLK0" ], [ "MONITOR_CLK1_8", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_8", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_8", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_8", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_8", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_8", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_8", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_8", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_8", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_8", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_8", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_8", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_8", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_8", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_8", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_8", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_8", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_8", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_8", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_8", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_8", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_8", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_8", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_8", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_8", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_8", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_8", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_8", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_8", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_8", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_8", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_8", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_8", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_8", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_8", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_8", "VFRAME_FAN0" ], [ "MONITOR_FAN1_8", "VFRAME_FAN1" ], [ "MONITOR_FAN2_8", "VFRAME_FAN2" ], [ "MONITOR_FAN3_8", "VFRAME_FAN3" ], [ "MONITOR_FAN4_8", "VFRAME_FAN4" ], [ "MONITOR_FAN5_8", "VFRAME_FAN5" ], [ "MONITOR_FAN6_8", "VFRAME_FAN6" ], [ "MONITOR_FAN7_8", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_8", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_8", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_8", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_8", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_8", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_8", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_8", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_8", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_8", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_8", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_8", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_8", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_8", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_8", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_8", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_8", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_8", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_8", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_8", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_8", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_8", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_8", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_8", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_8", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_8", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_8", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_8", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_8", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_8", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_8", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_8", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_8", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_8", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_8", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_8", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_8", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_8", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_8", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_8", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_8", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_8", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_8", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_8", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_8", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_8", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_8", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_8", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_8", "VFRAME_IMUX47" ], [ "MONITOR_LH1_8", "VFRAME_LH1" ], [ "MONITOR_LH2_8", "VFRAME_LH2" ], [ "MONITOR_LH3_8", "VFRAME_LH3" ], [ "MONITOR_LH4_8", "VFRAME_LH4" ], [ "MONITOR_LH5_8", "VFRAME_LH5" ], [ "MONITOR_LH6_8", "VFRAME_LH6" ], [ "MONITOR_LH7_8", "VFRAME_LH7" ], [ "MONITOR_LH8_8", "VFRAME_LH8" ], [ "MONITOR_LH9_8", "VFRAME_LH9" ], [ "MONITOR_LH10_8", "VFRAME_LH10" ], [ "MONITOR_LH11_8", "VFRAME_LH11" ], [ "MONITOR_LH12_8", "VFRAME_LH12" ], [ "MONITOR_NE2A0_8", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_8", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_8", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_8", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_8", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_8", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_8", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_8", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_8", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_8", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_8", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_8", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_8", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_8", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_8", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_8", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_8", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_8", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_8", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_8", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_8", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_8", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_8", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_8", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_8", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_8", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_8", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_8", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_8", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_8", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_8", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_8", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_8", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_8", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_8", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_8", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_8", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_8", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_8", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_8", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_8", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_8", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_8", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_8", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_8", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_8", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_8", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_8", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_8", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_8", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_8", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_8", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_8", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_8", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_8", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_8", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_8", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_8", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_8", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_8", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_8", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_8", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_8", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_8", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_8", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_8", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_8", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_8", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_8", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_8", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_8", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_8", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_8", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_8", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_8", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_8", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_8", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_8", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_8", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_8", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_7", "VFRAME_BYP0" ], [ "MONITOR_BYP1_7", "VFRAME_BYP1" ], [ "MONITOR_BYP2_7", "VFRAME_BYP2" ], [ "MONITOR_BYP3_7", "VFRAME_BYP3" ], [ "MONITOR_BYP4_7", "VFRAME_BYP4" ], [ "MONITOR_BYP5_7", "VFRAME_BYP5" ], [ "MONITOR_BYP6_7", "VFRAME_BYP6" ], [ "MONITOR_BYP7_7", "VFRAME_BYP7" ], [ "MONITOR_CLK0_7", "VFRAME_CLK0" ], [ "MONITOR_CLK1_7", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_7", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_7", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_7", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_7", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_7", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_7", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_7", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_7", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_7", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_7", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_7", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_7", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_7", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_7", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_7", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_7", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_7", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_7", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_7", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_7", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_7", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_7", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_7", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_7", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_7", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_7", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_7", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_7", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_7", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_7", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_7", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_7", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_7", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_7", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_7", "VFRAME_FAN0" ], [ "MONITOR_FAN1_7", "VFRAME_FAN1" ], [ "MONITOR_FAN2_7", "VFRAME_FAN2" ], [ "MONITOR_FAN3_7", "VFRAME_FAN3" ], [ "MONITOR_FAN4_7", "VFRAME_FAN4" ], [ "MONITOR_FAN5_7", "VFRAME_FAN5" ], [ "MONITOR_FAN6_7", "VFRAME_FAN6" ], [ "MONITOR_FAN7_7", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_7", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_7", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_7", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_7", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_7", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_7", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_7", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_7", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_7", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_7", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_7", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_7", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_7", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_7", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_7", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_7", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_7", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_7", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_7", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_7", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_7", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_7", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_7", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_7", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_7", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_7", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_7", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_7", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_7", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_7", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_7", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_7", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_7", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_7", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_7", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_7", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_7", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_7", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_7", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_7", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_7", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_7", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_7", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_7", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_7", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_7", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_7", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_7", "VFRAME_IMUX47" ], [ "MONITOR_LH1_7", "VFRAME_LH1" ], [ "MONITOR_LH2_7", "VFRAME_LH2" ], [ "MONITOR_LH3_7", "VFRAME_LH3" ], [ "MONITOR_LH4_7", "VFRAME_LH4" ], [ "MONITOR_LH5_7", "VFRAME_LH5" ], [ "MONITOR_LH6_7", "VFRAME_LH6" ], [ "MONITOR_LH7_7", "VFRAME_LH7" ], [ "MONITOR_LH8_7", "VFRAME_LH8" ], [ "MONITOR_LH9_7", "VFRAME_LH9" ], [ "MONITOR_LH10_7", "VFRAME_LH10" ], [ "MONITOR_LH11_7", "VFRAME_LH11" ], [ "MONITOR_LH12_7", "VFRAME_LH12" ], [ "MONITOR_NE2A0_7", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_7", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_7", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_7", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_7", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_7", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_7", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_7", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_7", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_7", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_7", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_7", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_7", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_7", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_7", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_7", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_7", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_7", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_7", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_7", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_7", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_7", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_7", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_7", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_7", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_7", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_7", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_7", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_7", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_7", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_7", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_7", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_7", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_7", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_7", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_7", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_7", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_7", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_7", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_7", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_7", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_7", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_7", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_7", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_7", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_7", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_7", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_7", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_7", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_7", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_7", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_7", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_7", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_7", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_7", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_7", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_7", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_7", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_7", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_7", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_7", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_7", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_7", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_7", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_7", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_7", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_7", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_7", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_7", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_7", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_7", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_7", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_7", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_7", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_7", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_7", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_7", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_7", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_7", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_7", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_6", "VFRAME_BYP0" ], [ "MONITOR_BYP1_6", "VFRAME_BYP1" ], [ "MONITOR_BYP2_6", "VFRAME_BYP2" ], [ "MONITOR_BYP3_6", "VFRAME_BYP3" ], [ "MONITOR_BYP4_6", "VFRAME_BYP4" ], [ "MONITOR_BYP5_6", "VFRAME_BYP5" ], [ "MONITOR_BYP6_6", "VFRAME_BYP6" ], [ "MONITOR_BYP7_6", "VFRAME_BYP7" ], [ "MONITOR_CLK0_6", "VFRAME_CLK0" ], [ "MONITOR_CLK1_6", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_6", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_6", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_6", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_6", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_6", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_6", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_6", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_6", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_6", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_6", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_6", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_6", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_6", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_6", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_6", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_6", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_6", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_6", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_6", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_6", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_6", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_6", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_6", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_6", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_6", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_6", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_6", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_6", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_6", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_6", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_6", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_6", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_6", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_6", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_6", "VFRAME_FAN0" ], [ "MONITOR_FAN1_6", "VFRAME_FAN1" ], [ "MONITOR_FAN2_6", "VFRAME_FAN2" ], [ "MONITOR_FAN3_6", "VFRAME_FAN3" ], [ "MONITOR_FAN4_6", "VFRAME_FAN4" ], [ "MONITOR_FAN5_6", "VFRAME_FAN5" ], [ "MONITOR_FAN6_6", "VFRAME_FAN6" ], [ "MONITOR_FAN7_6", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_6", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_6", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_6", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_6", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_6", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_6", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_6", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_6", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_6", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_6", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_6", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_6", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_6", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_6", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_6", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_6", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_6", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_6", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_6", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_6", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_6", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_6", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_6", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_6", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_6", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_6", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_6", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_6", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_6", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_6", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_6", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_6", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_6", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_6", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_6", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_6", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_6", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_6", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_6", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_6", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_6", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_6", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_6", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_6", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_6", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_6", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_6", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_6", "VFRAME_IMUX47" ], [ "MONITOR_LH1_6", "VFRAME_LH1" ], [ "MONITOR_LH2_6", "VFRAME_LH2" ], [ "MONITOR_LH3_6", "VFRAME_LH3" ], [ "MONITOR_LH4_6", "VFRAME_LH4" ], [ "MONITOR_LH5_6", "VFRAME_LH5" ], [ "MONITOR_LH6_6", "VFRAME_LH6" ], [ "MONITOR_LH7_6", "VFRAME_LH7" ], [ "MONITOR_LH8_6", "VFRAME_LH8" ], [ "MONITOR_LH9_6", "VFRAME_LH9" ], [ "MONITOR_LH10_6", "VFRAME_LH10" ], [ "MONITOR_LH11_6", "VFRAME_LH11" ], [ "MONITOR_LH12_6", "VFRAME_LH12" ], [ "MONITOR_NE2A0_6", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_6", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_6", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_6", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_6", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_6", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_6", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_6", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_6", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_6", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_6", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_6", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_6", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_6", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_6", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_6", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_6", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_6", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_6", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_6", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_6", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_6", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_6", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_6", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_6", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_6", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_6", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_6", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_6", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_6", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_6", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_6", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_6", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_6", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_6", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_6", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_6", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_6", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_6", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_6", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_6", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_6", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_6", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_6", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_6", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_6", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_6", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_6", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_6", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_6", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_6", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_6", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_6", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_6", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_6", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_6", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_6", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_6", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_6", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_6", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_6", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_6", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_6", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_6", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_6", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_6", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_6", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_6", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_6", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_6", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_6", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_6", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_6", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_6", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_6", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_6", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_6", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_6", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_6", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_6", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_5", "VFRAME_BYP0" ], [ "MONITOR_BYP1_5", "VFRAME_BYP1" ], [ "MONITOR_BYP2_5", "VFRAME_BYP2" ], [ "MONITOR_BYP3_5", "VFRAME_BYP3" ], [ "MONITOR_BYP4_5", "VFRAME_BYP4" ], [ "MONITOR_BYP5_5", "VFRAME_BYP5" ], [ "MONITOR_BYP6_5", "VFRAME_BYP6" ], [ "MONITOR_BYP7_5", "VFRAME_BYP7" ], [ "MONITOR_CLK0_5", "VFRAME_CLK0" ], [ "MONITOR_CLK1_5", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_5", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_5", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_5", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_5", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_5", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_5", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_5", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_5", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_5", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_5", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_5", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_5", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_5", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_5", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_5", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_5", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_5", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_5", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_5", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_5", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_5", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_5", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_5", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_5", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_5", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_5", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_5", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_5", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_5", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_5", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_5", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_5", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_5", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_5", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_5", "VFRAME_FAN0" ], [ "MONITOR_FAN1_5", "VFRAME_FAN1" ], [ "MONITOR_FAN2_5", "VFRAME_FAN2" ], [ "MONITOR_FAN3_5", "VFRAME_FAN3" ], [ "MONITOR_FAN4_5", "VFRAME_FAN4" ], [ "MONITOR_FAN5_5", "VFRAME_FAN5" ], [ "MONITOR_FAN6_5", "VFRAME_FAN6" ], [ "MONITOR_FAN7_5", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_5", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_5", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_5", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_5", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_5", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_5", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_5", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_5", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_5", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_5", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_5", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_5", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_5", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_5", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_5", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_5", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_5", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_5", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_5", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_5", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_5", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_5", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_5", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_5", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_5", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_5", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_5", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_5", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_5", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_5", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_5", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_5", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_5", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_5", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_5", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_5", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_5", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_5", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_5", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_5", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_5", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_5", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_5", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_5", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_5", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_5", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_5", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_5", "VFRAME_IMUX47" ], [ "MONITOR_LH1_5", "VFRAME_LH1" ], [ "MONITOR_LH2_5", "VFRAME_LH2" ], [ "MONITOR_LH3_5", "VFRAME_LH3" ], [ "MONITOR_LH4_5", "VFRAME_LH4" ], [ "MONITOR_LH5_5", "VFRAME_LH5" ], [ "MONITOR_LH6_5", "VFRAME_LH6" ], [ "MONITOR_LH7_5", "VFRAME_LH7" ], [ "MONITOR_LH8_5", "VFRAME_LH8" ], [ "MONITOR_LH9_5", "VFRAME_LH9" ], [ "MONITOR_LH10_5", "VFRAME_LH10" ], [ "MONITOR_LH11_5", "VFRAME_LH11" ], [ "MONITOR_LH12_5", "VFRAME_LH12" ], [ "MONITOR_LOGIC_OUTS_B8_5", "VFRAME_LOGIC_OUTS_B8" ], [ "MONITOR_LOGIC_OUTS_B9_5", "VFRAME_LOGIC_OUTS_B9" ], [ "MONITOR_LOGIC_OUTS_B10_5", "VFRAME_LOGIC_OUTS_B10" ], [ "MONITOR_LOGIC_OUTS_B11_5", "VFRAME_LOGIC_OUTS_B11" ], [ "MONITOR_LOGIC_OUTS_B12_5", "VFRAME_LOGIC_OUTS_B12" ], [ "MONITOR_LOGIC_OUTS_B13_5", "VFRAME_LOGIC_OUTS_B13" ], [ "MONITOR_LOGIC_OUTS_B14_5", "VFRAME_LOGIC_OUTS_B14" ], [ "MONITOR_LOGIC_OUTS_B15_5", "VFRAME_LOGIC_OUTS_B15" ], [ "MONITOR_LOGIC_OUTS_B16_5", "VFRAME_LOGIC_OUTS_B16" ], [ "MONITOR_LOGIC_OUTS_B17_5", "VFRAME_LOGIC_OUTS_B17" ], [ "MONITOR_LOGIC_OUTS_B18_5", "VFRAME_LOGIC_OUTS_B18" ], [ "MONITOR_LOGIC_OUTS_B19_5", "VFRAME_LOGIC_OUTS_B19" ], [ "MONITOR_LOGIC_OUTS_B20_5", "VFRAME_LOGIC_OUTS_B20" ], [ "MONITOR_LOGIC_OUTS_B21_5", "VFRAME_LOGIC_OUTS_B21" ], [ "MONITOR_LOGIC_OUTS_B22_5", "VFRAME_LOGIC_OUTS_B22" ], [ "MONITOR_LOGIC_OUTS_B23_5", "VFRAME_LOGIC_OUTS_B23" ], [ "MONITOR_NE2A0_5", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_5", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_5", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_5", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_5", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_5", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_5", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_5", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_5", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_5", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_5", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_5", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_5", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_5", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_5", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_5", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_5", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_5", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_5", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_5", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_5", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_5", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_5", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_5", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_5", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_5", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_5", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_5", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_5", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_5", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_5", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_5", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_5", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_5", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_5", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_5", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_5", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_5", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_5", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_5", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_5", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_5", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_5", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_5", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_5", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_5", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_5", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_5", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_5", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_5", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_5", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_5", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_5", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_5", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_5", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_5", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_5", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_5", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_5", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_5", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_5", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_5", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_5", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_5", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_5", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_5", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_5", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_5", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_5", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_5", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_5", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_5", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_5", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_5", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_5", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_5", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_5", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_5", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_5", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_5", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_4", "VFRAME_BYP0" ], [ "MONITOR_BYP1_4", "VFRAME_BYP1" ], [ "MONITOR_BYP2_4", "VFRAME_BYP2" ], [ "MONITOR_BYP3_4", "VFRAME_BYP3" ], [ "MONITOR_BYP4_4", "VFRAME_BYP4" ], [ "MONITOR_BYP5_4", "VFRAME_BYP5" ], [ "MONITOR_BYP6_4", "VFRAME_BYP6" ], [ "MONITOR_BYP7_4", "VFRAME_BYP7" ], [ "MONITOR_CLK0_4", "VFRAME_CLK0" ], [ "MONITOR_CLK1_4", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_4", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_4", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_4", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_4", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_4", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_4", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_4", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_4", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_4", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_4", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_4", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_4", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_4", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_4", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_4", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_4", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_4", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_4", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_4", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_4", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_4", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_4", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_4", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_4", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_4", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_4", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_4", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_4", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_4", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_4", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_4", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_4", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_4", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_4", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_4", "VFRAME_FAN0" ], [ "MONITOR_FAN1_4", "VFRAME_FAN1" ], [ "MONITOR_FAN2_4", "VFRAME_FAN2" ], [ "MONITOR_FAN3_4", "VFRAME_FAN3" ], [ "MONITOR_FAN4_4", "VFRAME_FAN4" ], [ "MONITOR_FAN5_4", "VFRAME_FAN5" ], [ "MONITOR_FAN6_4", "VFRAME_FAN6" ], [ "MONITOR_FAN7_4", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_4", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_4", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_4", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_4", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_4", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_4", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_4", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_4", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_4", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_4", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_4", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_4", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_4", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_4", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_4", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_4", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_4", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_4", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_4", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_4", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_4", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_4", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_4", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_4", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_4", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_4", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_4", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_4", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_4", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_4", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_4", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_4", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_4", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_4", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_4", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_4", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_4", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_4", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_4", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_4", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_4", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_4", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_4", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_4", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_4", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_4", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_4", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_4", "VFRAME_IMUX47" ], [ "MONITOR_LH1_4", "VFRAME_LH1" ], [ "MONITOR_LH2_4", "VFRAME_LH2" ], [ "MONITOR_LH3_4", "VFRAME_LH3" ], [ "MONITOR_LH4_4", "VFRAME_LH4" ], [ "MONITOR_LH5_4", "VFRAME_LH5" ], [ "MONITOR_LH6_4", "VFRAME_LH6" ], [ "MONITOR_LH7_4", "VFRAME_LH7" ], [ "MONITOR_LH8_4", "VFRAME_LH8" ], [ "MONITOR_LH9_4", "VFRAME_LH9" ], [ "MONITOR_LH10_4", "VFRAME_LH10" ], [ "MONITOR_LH11_4", "VFRAME_LH11" ], [ "MONITOR_LH12_4", "VFRAME_LH12" ], [ "MONITOR_LOGIC_OUTS_B8_4", "VFRAME_LOGIC_OUTS_B8" ], [ "MONITOR_LOGIC_OUTS_B9_4", "VFRAME_LOGIC_OUTS_B9" ], [ "MONITOR_LOGIC_OUTS_B10_4", "VFRAME_LOGIC_OUTS_B10" ], [ "MONITOR_LOGIC_OUTS_B11_4", "VFRAME_LOGIC_OUTS_B11" ], [ "MONITOR_LOGIC_OUTS_B12_4", "VFRAME_LOGIC_OUTS_B12" ], [ "MONITOR_LOGIC_OUTS_B13_4", "VFRAME_LOGIC_OUTS_B13" ], [ "MONITOR_LOGIC_OUTS_B14_4", "VFRAME_LOGIC_OUTS_B14" ], [ "MONITOR_LOGIC_OUTS_B15_4", "VFRAME_LOGIC_OUTS_B15" ], [ "MONITOR_LOGIC_OUTS_B16_4", "VFRAME_LOGIC_OUTS_B16" ], [ "MONITOR_LOGIC_OUTS_B17_4", "VFRAME_LOGIC_OUTS_B17" ], [ "MONITOR_LOGIC_OUTS_B18_4", "VFRAME_LOGIC_OUTS_B18" ], [ "MONITOR_LOGIC_OUTS_B19_4", "VFRAME_LOGIC_OUTS_B19" ], [ "MONITOR_LOGIC_OUTS_B20_4", "VFRAME_LOGIC_OUTS_B20" ], [ "MONITOR_LOGIC_OUTS_B21_4", "VFRAME_LOGIC_OUTS_B21" ], [ "MONITOR_LOGIC_OUTS_B22_4", "VFRAME_LOGIC_OUTS_B22" ], [ "MONITOR_LOGIC_OUTS_B23_4", "VFRAME_LOGIC_OUTS_B23" ], [ "MONITOR_NE2A0_4", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_4", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_4", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_4", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_4", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_4", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_4", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_4", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_4", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_4", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_4", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_4", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_4", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_4", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_4", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_4", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_4", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_4", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_4", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_4", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_4", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_4", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_4", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_4", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_4", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_4", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_4", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_4", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_4", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_4", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_4", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_4", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_4", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_4", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_4", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_4", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_4", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_4", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_4", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_4", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_4", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_4", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_4", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_4", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_4", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_4", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_4", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_4", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_4", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_4", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_4", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_4", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_4", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_4", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_4", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_4", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_4", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_4", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_4", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_4", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_4", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_4", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_4", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_4", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_4", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_4", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_4", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_4", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_4", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_4", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_4", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_4", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_4", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_4", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_4", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_4", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_4", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_4", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_4", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_4", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_3", "VFRAME_BYP0" ], [ "MONITOR_BYP1_3", "VFRAME_BYP1" ], [ "MONITOR_BYP2_3", "VFRAME_BYP2" ], [ "MONITOR_BYP3_3", "VFRAME_BYP3" ], [ "MONITOR_BYP4_3", "VFRAME_BYP4" ], [ "MONITOR_BYP5_3", "VFRAME_BYP5" ], [ "MONITOR_BYP6_3", "VFRAME_BYP6" ], [ "MONITOR_BYP7_3", "VFRAME_BYP7" ], [ "MONITOR_CLK0_3", "VFRAME_CLK0" ], [ "MONITOR_CLK1_3", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_3", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_3", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_3", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_3", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_3", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_3", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_3", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_3", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_3", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_3", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_3", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_3", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_3", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_3", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_3", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_3", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_3", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_3", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_3", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_3", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_3", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_3", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_3", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_3", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_3", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_3", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_3", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_3", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_3", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_3", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_3", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_3", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_3", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_3", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_3", "VFRAME_FAN0" ], [ "MONITOR_FAN1_3", "VFRAME_FAN1" ], [ "MONITOR_FAN2_3", "VFRAME_FAN2" ], [ "MONITOR_FAN3_3", "VFRAME_FAN3" ], [ "MONITOR_FAN4_3", "VFRAME_FAN4" ], [ "MONITOR_FAN5_3", "VFRAME_FAN5" ], [ "MONITOR_FAN6_3", "VFRAME_FAN6" ], [ "MONITOR_FAN7_3", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_3", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_3", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_3", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_3", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_3", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_3", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_3", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_3", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_3", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_3", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_3", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_3", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_3", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_3", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_3", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_3", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_3", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_3", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_3", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_3", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_3", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_3", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_3", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_3", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_3", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_3", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_3", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_3", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_3", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_3", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_3", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_3", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_3", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_3", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_3", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_3", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_3", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_3", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_3", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_3", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_3", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_3", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_3", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_3", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_3", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_3", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_3", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_3", "VFRAME_IMUX47" ], [ "MONITOR_LH1_3", "VFRAME_LH1" ], [ "MONITOR_LH2_3", "VFRAME_LH2" ], [ "MONITOR_LH3_3", "VFRAME_LH3" ], [ "MONITOR_LH4_3", "VFRAME_LH4" ], [ "MONITOR_LH5_3", "VFRAME_LH5" ], [ "MONITOR_LH6_3", "VFRAME_LH6" ], [ "MONITOR_LH7_3", "VFRAME_LH7" ], [ "MONITOR_LH8_3", "VFRAME_LH8" ], [ "MONITOR_LH9_3", "VFRAME_LH9" ], [ "MONITOR_LH10_3", "VFRAME_LH10" ], [ "MONITOR_LH11_3", "VFRAME_LH11" ], [ "MONITOR_LH12_3", "VFRAME_LH12" ], [ "MONITOR_LOGIC_OUTS_B14_3", "VFRAME_LOGIC_OUTS_B14" ], [ "MONITOR_LOGIC_OUTS_B15_3", "VFRAME_LOGIC_OUTS_B15" ], [ "MONITOR_LOGIC_OUTS_B16_3", "VFRAME_LOGIC_OUTS_B16" ], [ "MONITOR_LOGIC_OUTS_B17_3", "VFRAME_LOGIC_OUTS_B17" ], [ "MONITOR_LOGIC_OUTS_B18_3", "VFRAME_LOGIC_OUTS_B18" ], [ "MONITOR_LOGIC_OUTS_B19_3", "VFRAME_LOGIC_OUTS_B19" ], [ "MONITOR_LOGIC_OUTS_B20_3", "VFRAME_LOGIC_OUTS_B20" ], [ "MONITOR_LOGIC_OUTS_B21_3", "VFRAME_LOGIC_OUTS_B21" ], [ "MONITOR_LOGIC_OUTS_B22_3", "VFRAME_LOGIC_OUTS_B22" ], [ "MONITOR_LOGIC_OUTS_B23_3", "VFRAME_LOGIC_OUTS_B23" ], [ "MONITOR_NE2A0_3", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_3", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_3", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_3", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_3", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_3", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_3", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_3", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_3", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_3", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_3", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_3", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_3", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_3", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_3", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_3", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_3", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_3", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_3", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_3", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_3", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_3", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_3", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_3", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_3", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_3", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_3", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_3", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_3", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_3", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_3", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_3", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_3", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_3", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_3", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_3", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_3", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_3", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_3", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_3", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_3", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_3", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_3", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_3", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_3", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_3", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_3", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_3", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_3", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_3", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_3", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_3", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_3", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_3", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_3", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_3", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_3", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_3", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_3", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_3", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_3", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_3", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_3", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_3", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_3", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_3", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_3", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_3", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_3", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_3", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_3", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_3", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_3", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_3", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_3", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_3", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_3", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_3", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_3", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_2", "VFRAME_BYP0" ], [ "MONITOR_BYP1_2", "VFRAME_BYP1" ], [ "MONITOR_BYP2_2", "VFRAME_BYP2" ], [ "MONITOR_BYP3_2", "VFRAME_BYP3" ], [ "MONITOR_BYP4_2", "VFRAME_BYP4" ], [ "MONITOR_BYP5_2", "VFRAME_BYP5" ], [ "MONITOR_BYP6_2", "VFRAME_BYP6" ], [ "MONITOR_BYP7_2", "VFRAME_BYP7" ], [ "MONITOR_CLK0_2", "VFRAME_CLK0" ], [ "MONITOR_CLK1_2", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_2", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_2", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_2", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_2", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_2", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_2", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_2", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_2", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_2", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_2", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_2", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_2", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_2", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_2", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_2", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_2", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_2", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_2", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_2", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_2", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_2", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_2", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_2", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_2", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_2", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_2", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_2", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_2", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_2", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_2", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_2", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_2", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_2", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_2", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_2", "VFRAME_FAN0" ], [ "MONITOR_FAN1_2", "VFRAME_FAN1" ], [ "MONITOR_FAN2_2", "VFRAME_FAN2" ], [ "MONITOR_FAN3_2", "VFRAME_FAN3" ], [ "MONITOR_FAN4_2", "VFRAME_FAN4" ], [ "MONITOR_FAN5_2", "VFRAME_FAN5" ], [ "MONITOR_FAN6_2", "VFRAME_FAN6" ], [ "MONITOR_FAN7_2", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_2", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_2", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_2", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_2", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_2", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_2", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_2", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_2", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_2", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_2", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_2", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_2", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_2", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_2", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_2", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_2", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_2", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_2", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_2", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_2", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_2", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_2", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_2", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_2", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_2", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_2", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_2", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_2", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_2", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_2", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_2", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_2", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_2", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_2", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_2", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_2", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_2", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_2", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_2", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_2", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_2", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_2", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_2", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_2", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_2", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_2", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_2", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_2", "VFRAME_IMUX47" ], [ "MONITOR_LH1_2", "VFRAME_LH1" ], [ "MONITOR_LH2_2", "VFRAME_LH2" ], [ "MONITOR_LH3_2", "VFRAME_LH3" ], [ "MONITOR_LH4_2", "VFRAME_LH4" ], [ "MONITOR_LH5_2", "VFRAME_LH5" ], [ "MONITOR_LH6_2", "VFRAME_LH6" ], [ "MONITOR_LH7_2", "VFRAME_LH7" ], [ "MONITOR_LH8_2", "VFRAME_LH8" ], [ "MONITOR_LH9_2", "VFRAME_LH9" ], [ "MONITOR_LH10_2", "VFRAME_LH10" ], [ "MONITOR_LH11_2", "VFRAME_LH11" ], [ "MONITOR_LH12_2", "VFRAME_LH12" ], [ "MONITOR_LOGIC_OUTS_B11_2", "VFRAME_LOGIC_OUTS_B11" ], [ "MONITOR_LOGIC_OUTS_B12_2", "VFRAME_LOGIC_OUTS_B12" ], [ "MONITOR_LOGIC_OUTS_B13_2", "VFRAME_LOGIC_OUTS_B13" ], [ "MONITOR_LOGIC_OUTS_B14_2", "VFRAME_LOGIC_OUTS_B14" ], [ "MONITOR_LOGIC_OUTS_B15_2", "VFRAME_LOGIC_OUTS_B15" ], [ "MONITOR_LOGIC_OUTS_B16_2", "VFRAME_LOGIC_OUTS_B16" ], [ "MONITOR_LOGIC_OUTS_B17_2", "VFRAME_LOGIC_OUTS_B17" ], [ "MONITOR_LOGIC_OUTS_B18_2", "VFRAME_LOGIC_OUTS_B18" ], [ "MONITOR_LOGIC_OUTS_B19_2", "VFRAME_LOGIC_OUTS_B19" ], [ "MONITOR_LOGIC_OUTS_B20_2", "VFRAME_LOGIC_OUTS_B20" ], [ "MONITOR_LOGIC_OUTS_B21_2", "VFRAME_LOGIC_OUTS_B21" ], [ "MONITOR_LOGIC_OUTS_B22_2", "VFRAME_LOGIC_OUTS_B22" ], [ "MONITOR_LOGIC_OUTS_B23_2", "VFRAME_LOGIC_OUTS_B23" ], [ "MONITOR_NE2A0_2", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_2", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_2", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_2", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_2", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_2", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_2", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_2", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_2", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_2", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_2", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_2", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_2", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_2", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_2", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_2", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_2", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_2", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_2", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_2", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_2", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_2", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_2", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_2", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_2", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_2", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_2", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_2", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_2", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_2", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_2", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_2", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_2", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_2", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_2", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_2", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_2", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_2", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_2", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_2", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_2", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_2", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_2", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_2", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_2", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_2", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_2", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_2", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_2", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_2", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_2", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_2", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_2", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_2", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_2", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_2", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_2", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_2", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_2", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_2", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_2", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_2", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_2", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_2", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_2", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_2", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_2", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_2", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_2", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_2", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_2", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_2", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_2", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_2", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_2", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_2", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_2", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_2", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_2", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_2", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_1", "VFRAME_BYP0" ], [ "MONITOR_BYP1_1", "VFRAME_BYP1" ], [ "MONITOR_BYP2_1", "VFRAME_BYP2" ], [ "MONITOR_BYP3_1", "VFRAME_BYP3" ], [ "MONITOR_BYP4_1", "VFRAME_BYP4" ], [ "MONITOR_BYP5_1", "VFRAME_BYP5" ], [ "MONITOR_BYP6_1", "VFRAME_BYP6" ], [ "MONITOR_BYP7_1", "VFRAME_BYP7" ], [ "MONITOR_CLK0_1", "VFRAME_CLK0" ], [ "MONITOR_CLK1_1", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_1", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_1", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_1", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_1", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_1", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_1", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_1", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_1", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_1", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_1", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_1", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_1", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_1", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_1", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_1", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_1", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_1", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_1", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_1", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_1", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_1", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_1", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_1", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_1", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_1", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_1", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_1", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_1", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_1", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_1", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_1", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_1", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_1", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_1", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_1", "VFRAME_FAN0" ], [ "MONITOR_FAN1_1", "VFRAME_FAN1" ], [ "MONITOR_FAN2_1", "VFRAME_FAN2" ], [ "MONITOR_FAN3_1", "VFRAME_FAN3" ], [ "MONITOR_FAN4_1", "VFRAME_FAN4" ], [ "MONITOR_FAN5_1", "VFRAME_FAN5" ], [ "MONITOR_FAN6_1", "VFRAME_FAN6" ], [ "MONITOR_FAN7_1", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_1", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_1", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_1", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_1", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_1", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_1", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_1", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_1", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_1", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_1", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_1", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_1", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_1", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_1", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_1", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_1", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_1", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_1", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_1", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_1", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_1", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_1", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_1", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_1", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_1", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_1", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_1", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_1", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_1", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_1", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_1", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_1", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_1", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_1", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_1", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_1", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_1", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_1", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_1", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_1", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_1", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_1", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_1", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_1", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_1", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_1", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_1", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_1", "VFRAME_IMUX47" ], [ "MONITOR_LH1_1", "VFRAME_LH1" ], [ "MONITOR_LH2_1", "VFRAME_LH2" ], [ "MONITOR_LH3_1", "VFRAME_LH3" ], [ "MONITOR_LH4_1", "VFRAME_LH4" ], [ "MONITOR_LH5_1", "VFRAME_LH5" ], [ "MONITOR_LH6_1", "VFRAME_LH6" ], [ "MONITOR_LH7_1", "VFRAME_LH7" ], [ "MONITOR_LH8_1", "VFRAME_LH8" ], [ "MONITOR_LH9_1", "VFRAME_LH9" ], [ "MONITOR_LH10_1", "VFRAME_LH10" ], [ "MONITOR_LH11_1", "VFRAME_LH11" ], [ "MONITOR_LH12_1", "VFRAME_LH12" ], [ "MONITOR_LOGIC_OUTS_B11_1", "VFRAME_LOGIC_OUTS_B11" ], [ "MONITOR_LOGIC_OUTS_B12_1", "VFRAME_LOGIC_OUTS_B12" ], [ "MONITOR_LOGIC_OUTS_B13_1", "VFRAME_LOGIC_OUTS_B13" ], [ "MONITOR_LOGIC_OUTS_B14_1", "VFRAME_LOGIC_OUTS_B14" ], [ "MONITOR_LOGIC_OUTS_B15_1", "VFRAME_LOGIC_OUTS_B15" ], [ "MONITOR_LOGIC_OUTS_B16_1", "VFRAME_LOGIC_OUTS_B16" ], [ "MONITOR_LOGIC_OUTS_B17_1", "VFRAME_LOGIC_OUTS_B17" ], [ "MONITOR_LOGIC_OUTS_B18_1", "VFRAME_LOGIC_OUTS_B18" ], [ "MONITOR_LOGIC_OUTS_B19_1", "VFRAME_LOGIC_OUTS_B19" ], [ "MONITOR_LOGIC_OUTS_B20_1", "VFRAME_LOGIC_OUTS_B20" ], [ "MONITOR_LOGIC_OUTS_B21_1", "VFRAME_LOGIC_OUTS_B21" ], [ "MONITOR_LOGIC_OUTS_B22_1", "VFRAME_LOGIC_OUTS_B22" ], [ "MONITOR_LOGIC_OUTS_B23_1", "VFRAME_LOGIC_OUTS_B23" ], [ "MONITOR_NE2A0_1", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_1", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_1", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_1", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_1", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_1", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_1", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_1", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_1", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_1", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_1", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_1", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_1", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_1", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_1", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_1", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_1", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_1", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_1", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_1", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_1", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_1", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_1", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_1", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_1", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_1", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_1", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_1", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_1", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_1", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_1", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_1", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_1", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_1", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_1", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_1", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_1", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_1", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_1", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_1", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_1", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_1", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_1", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_1", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_1", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_1", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_1", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_1", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_1", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_1", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_1", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_1", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_1", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_1", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_1", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_1", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_1", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_1", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_1", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_1", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_1", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_1", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_1", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_1", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_1", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_1", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_1", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_1", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_1", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_1", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_1", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_1", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_1", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_1", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_1", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_1", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_1", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_1", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_1", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_1", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "MONITOR_BOT_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_0", "VFRAME_BYP0" ], [ "MONITOR_BYP1_0", "VFRAME_BYP1" ], [ "MONITOR_BYP2_0", "VFRAME_BYP2" ], [ "MONITOR_BYP3_0", "VFRAME_BYP3" ], [ "MONITOR_BYP4_0", "VFRAME_BYP4" ], [ "MONITOR_BYP5_0", "VFRAME_BYP5" ], [ "MONITOR_BYP6_0", "VFRAME_BYP6" ], [ "MONITOR_BYP7_0", "VFRAME_BYP7" ], [ "MONITOR_CLK0_0", "VFRAME_CLK0" ], [ "MONITOR_CLK1_0", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_0", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_0", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_0", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_0", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_0", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_0", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_0", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_0", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_0", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_0", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_0", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_0", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_0", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_0", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_0", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_0", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_0", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_0", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_0", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_0", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_0", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_0", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_0", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_0", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_0", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_0", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_0", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_0", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_0", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_0", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_0", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_0", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_0", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_0", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_0", "VFRAME_FAN0" ], [ "MONITOR_FAN1_0", "VFRAME_FAN1" ], [ "MONITOR_FAN2_0", "VFRAME_FAN2" ], [ "MONITOR_FAN3_0", "VFRAME_FAN3" ], [ "MONITOR_FAN4_0", "VFRAME_FAN4" ], [ "MONITOR_FAN5_0", "VFRAME_FAN5" ], [ "MONITOR_FAN6_0", "VFRAME_FAN6" ], [ "MONITOR_FAN7_0", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_0", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_0", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_0", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_0", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_0", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_0", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_0", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_0", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_0", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_0", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_0", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_0", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_0", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_0", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_0", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_0", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_0", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_0", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_0", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_0", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_0", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_0", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_0", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_0", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_0", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_0", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_0", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_0", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_0", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_0", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_0", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_0", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_0", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_0", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_0", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_0", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_0", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_0", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_0", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_0", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_0", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_0", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_0", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_0", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_0", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_0", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_0", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_0", "VFRAME_IMUX47" ], [ "MONITOR_LH1_0", "VFRAME_LH1" ], [ "MONITOR_LH2_0", "VFRAME_LH2" ], [ "MONITOR_LH3_0", "VFRAME_LH3" ], [ "MONITOR_LH4_0", "VFRAME_LH4" ], [ "MONITOR_LH5_0", "VFRAME_LH5" ], [ "MONITOR_LH6_0", "VFRAME_LH6" ], [ "MONITOR_LH7_0", "VFRAME_LH7" ], [ "MONITOR_LH8_0", "VFRAME_LH8" ], [ "MONITOR_LH9_0", "VFRAME_LH9" ], [ "MONITOR_LH10_0", "VFRAME_LH10" ], [ "MONITOR_LH11_0", "VFRAME_LH11" ], [ "MONITOR_LH12_0", "VFRAME_LH12" ], [ "MONITOR_LOGIC_OUTS_B8_0", "VFRAME_LOGIC_OUTS_B8" ], [ "MONITOR_LOGIC_OUTS_B9_0", "VFRAME_LOGIC_OUTS_B9" ], [ "MONITOR_LOGIC_OUTS_B10_0", "VFRAME_LOGIC_OUTS_B10" ], [ "MONITOR_LOGIC_OUTS_B11_0", "VFRAME_LOGIC_OUTS_B11" ], [ "MONITOR_LOGIC_OUTS_B12_0", "VFRAME_LOGIC_OUTS_B12" ], [ "MONITOR_LOGIC_OUTS_B13_0", "VFRAME_LOGIC_OUTS_B13" ], [ "MONITOR_LOGIC_OUTS_B14_0", "VFRAME_LOGIC_OUTS_B14" ], [ "MONITOR_LOGIC_OUTS_B15_0", "VFRAME_LOGIC_OUTS_B15" ], [ "MONITOR_LOGIC_OUTS_B16_0", "VFRAME_LOGIC_OUTS_B16" ], [ "MONITOR_LOGIC_OUTS_B17_0", "VFRAME_LOGIC_OUTS_B17" ], [ "MONITOR_LOGIC_OUTS_B18_0", "VFRAME_LOGIC_OUTS_B18" ], [ "MONITOR_LOGIC_OUTS_B19_0", "VFRAME_LOGIC_OUTS_B19" ], [ "MONITOR_LOGIC_OUTS_B20_0", "VFRAME_LOGIC_OUTS_B20" ], [ "MONITOR_LOGIC_OUTS_B21_0", "VFRAME_LOGIC_OUTS_B21" ], [ "MONITOR_LOGIC_OUTS_B22_0", "VFRAME_LOGIC_OUTS_B22" ], [ "MONITOR_LOGIC_OUTS_B23_0", "VFRAME_LOGIC_OUTS_B23" ], [ "MONITOR_NE2A0_0", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_0", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_0", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_0", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_0", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_0", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_0", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_0", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_0", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_0", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_0", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_0", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_0", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_0", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_0", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_0", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_0", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_0", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_0", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_0", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_0", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_0", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_0", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_0", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_0", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_0", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_0", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_0", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_0", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_0", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_0", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_0", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_0", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_0", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_0", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_0", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_0", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_0", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_0", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_0", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_0", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_0", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_0", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_0", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_0", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_0", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_0", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_0", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_0", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_0", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_0", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_0", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_0", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_0", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_0", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_0", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_0", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_0", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_0", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_0", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_0", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_0", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_0", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_0", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_0", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_0", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_0", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_0", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_0", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_0", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_0", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_0", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_0", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_0", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_0", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_0", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_0", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_0", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_0", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_0", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 0, -10 ], "tile_types": [ "MONITOR_MID_FUJI2", "MONITOR_TOP_FUJI2" ], "wire_pairs": [ [ "MONITOR_VERT_VAUXN0", "MONITOR_VERT_SHORT_VAUXN0" ], [ "MONITOR_VERT_VAUXN1", "MONITOR_VERT_SHORT_VAUXN1" ], [ "MONITOR_VERT_VAUXN2", "MONITOR_VERT_SHORT_VAUXN2" ], [ "MONITOR_VERT_VAUXN3", "MONITOR_VERT_SHORT_VAUXN3" ], [ "MONITOR_VERT_VAUXN4", "MONITOR_VERT_SHORT_VAUXN4" ], [ "MONITOR_VERT_VAUXN5", "MONITOR_VERT_SHORT_VAUXN5" ], [ "MONITOR_VERT_VAUXN8", "MONITOR_VERT_SHORT_VAUXN8" ], [ "MONITOR_VERT_VAUXN9", "MONITOR_VERT_SHORT_VAUXN9" ], [ "MONITOR_VERT_VAUXN10", "MONITOR_VERT_SHORT_VAUXN10" ], [ "MONITOR_VERT_VAUXN11", "MONITOR_VERT_SHORT_VAUXN11" ], [ "MONITOR_VERT_VAUXN12", "MONITOR_VERT_SHORT_VAUXN12" ], [ "MONITOR_VERT_VAUXP0", "MONITOR_VERT_SHORT_VAUXP0" ], [ "MONITOR_VERT_VAUXP1", "MONITOR_VERT_SHORT_VAUXP1" ], [ "MONITOR_VERT_VAUXP2", "MONITOR_VERT_SHORT_VAUXP2" ], [ "MONITOR_VERT_VAUXP3", "MONITOR_VERT_SHORT_VAUXP3" ], [ "MONITOR_VERT_VAUXP4", "MONITOR_VERT_SHORT_VAUXP4" ], [ "MONITOR_VERT_VAUXP5", "MONITOR_VERT_SHORT_VAUXP5" ], [ "MONITOR_VERT_VAUXP8", "MONITOR_VERT_SHORT_VAUXP8" ], [ "MONITOR_VERT_VAUXP9", "MONITOR_VERT_SHORT_VAUXP9" ], [ "MONITOR_VERT_VAUXP10", "MONITOR_VERT_SHORT_VAUXP10" ], [ "MONITOR_VERT_VAUXP11", "MONITOR_VERT_SHORT_VAUXP11" ], [ "MONITOR_VERT_VAUXP12", "MONITOR_VERT_SHORT_VAUXP12" ] ] }, { "grid_deltas": [ 1, -9 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_9", "VFRAME_BYP0" ], [ "MONITOR_BYP1_9", "VFRAME_BYP1" ], [ "MONITOR_BYP2_9", "VFRAME_BYP2" ], [ "MONITOR_BYP3_9", "VFRAME_BYP3" ], [ "MONITOR_BYP4_9", "VFRAME_BYP4" ], [ "MONITOR_BYP5_9", "VFRAME_BYP5" ], [ "MONITOR_BYP6_9", "VFRAME_BYP6" ], [ "MONITOR_BYP7_9", "VFRAME_BYP7" ], [ "MONITOR_CLK0_9", "VFRAME_CLK0" ], [ "MONITOR_CLK1_9", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_9", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_9", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_9", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_9", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_9", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_9", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_9", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_9", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_9", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_9", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_9", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_9", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_9", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_9", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_9", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_9", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_9", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_9", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_9", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_9", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_9", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_9", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_9", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_9", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_9", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_9", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_9", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_9", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_9", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_9", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_9", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_9", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_9", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_9", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_9", "VFRAME_FAN0" ], [ "MONITOR_FAN1_9", "VFRAME_FAN1" ], [ "MONITOR_FAN2_9", "VFRAME_FAN2" ], [ "MONITOR_FAN3_9", "VFRAME_FAN3" ], [ "MONITOR_FAN4_9", "VFRAME_FAN4" ], [ "MONITOR_FAN5_9", "VFRAME_FAN5" ], [ "MONITOR_FAN6_9", "VFRAME_FAN6" ], [ "MONITOR_FAN7_9", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_9", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_9", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_9", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_9", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_9", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_9", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_9", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_9", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_9", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_9", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_9", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_9", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_9", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_9", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_9", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_9", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_9", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_9", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_9", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_9", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_9", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_9", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_9", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_9", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_9", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_9", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_9", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_9", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_9", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_9", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_9", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_9", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_9", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_9", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_9", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_9", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_9", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_9", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_9", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_9", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_9", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_9", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_9", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_9", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_9", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_9", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_9", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_9", "VFRAME_IMUX47" ], [ "MONITOR_LH1_9", "VFRAME_LH1" ], [ "MONITOR_LH2_9", "VFRAME_LH2" ], [ "MONITOR_LH3_9", "VFRAME_LH3" ], [ "MONITOR_LH4_9", "VFRAME_LH4" ], [ "MONITOR_LH5_9", "VFRAME_LH5" ], [ "MONITOR_LH6_9", "VFRAME_LH6" ], [ "MONITOR_LH7_9", "VFRAME_LH7" ], [ "MONITOR_LH8_9", "VFRAME_LH8" ], [ "MONITOR_LH9_9", "VFRAME_LH9" ], [ "MONITOR_LH10_9", "VFRAME_LH10" ], [ "MONITOR_LH11_9", "VFRAME_LH11" ], [ "MONITOR_LH12_9", "VFRAME_LH12" ], [ "MONITOR_NE2A0_9", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_9", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_9", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_9", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_9", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_9", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_9", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_9", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_9", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_9", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_9", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_9", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_9", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_9", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_9", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_9", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_9", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_9", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_9", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_9", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_9", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_9", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_9", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_9", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_9", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_9", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_9", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_9", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_9", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_9", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_9", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_9", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_9", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_9", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_9", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_9", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_9", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_9", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_9", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_9", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_9", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_9", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_9", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_9", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_9", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_9", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_9", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_9", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_9", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_9", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_9", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_9", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_9", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_9", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_9", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_9", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_9", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_9", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_9", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_9", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_9", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_9", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_9", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_9", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_9", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_9", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_9", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_9", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_9", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_9", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_9", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_9", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_9", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_9", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_9", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_9", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_9", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_9", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_9", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_9", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -8 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_8", "VFRAME_BYP0" ], [ "MONITOR_BYP1_8", "VFRAME_BYP1" ], [ "MONITOR_BYP2_8", "VFRAME_BYP2" ], [ "MONITOR_BYP3_8", "VFRAME_BYP3" ], [ "MONITOR_BYP4_8", "VFRAME_BYP4" ], [ "MONITOR_BYP5_8", "VFRAME_BYP5" ], [ "MONITOR_BYP6_8", "VFRAME_BYP6" ], [ "MONITOR_BYP7_8", "VFRAME_BYP7" ], [ "MONITOR_CLK0_8", "VFRAME_CLK0" ], [ "MONITOR_CLK1_8", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_8", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_8", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_8", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_8", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_8", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_8", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_8", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_8", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_8", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_8", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_8", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_8", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_8", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_8", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_8", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_8", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_8", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_8", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_8", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_8", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_8", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_8", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_8", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_8", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_8", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_8", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_8", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_8", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_8", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_8", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_8", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_8", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_8", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_8", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_8", "VFRAME_FAN0" ], [ "MONITOR_FAN1_8", "VFRAME_FAN1" ], [ "MONITOR_FAN2_8", "VFRAME_FAN2" ], [ "MONITOR_FAN3_8", "VFRAME_FAN3" ], [ "MONITOR_FAN4_8", "VFRAME_FAN4" ], [ "MONITOR_FAN5_8", "VFRAME_FAN5" ], [ "MONITOR_FAN6_8", "VFRAME_FAN6" ], [ "MONITOR_FAN7_8", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_8", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_8", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_8", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_8", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_8", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_8", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_8", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_8", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_8", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_8", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_8", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_8", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_8", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_8", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_8", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_8", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_8", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_8", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_8", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_8", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_8", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_8", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_8", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_8", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_8", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_8", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_8", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_8", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_8", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_8", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_8", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_8", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_8", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_8", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_8", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_8", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_8", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_8", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_8", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_8", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_8", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_8", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_8", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_8", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_8", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_8", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_8", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_8", "VFRAME_IMUX47" ], [ "MONITOR_LH1_8", "VFRAME_LH1" ], [ "MONITOR_LH2_8", "VFRAME_LH2" ], [ "MONITOR_LH3_8", "VFRAME_LH3" ], [ "MONITOR_LH4_8", "VFRAME_LH4" ], [ "MONITOR_LH5_8", "VFRAME_LH5" ], [ "MONITOR_LH6_8", "VFRAME_LH6" ], [ "MONITOR_LH7_8", "VFRAME_LH7" ], [ "MONITOR_LH8_8", "VFRAME_LH8" ], [ "MONITOR_LH9_8", "VFRAME_LH9" ], [ "MONITOR_LH10_8", "VFRAME_LH10" ], [ "MONITOR_LH11_8", "VFRAME_LH11" ], [ "MONITOR_LH12_8", "VFRAME_LH12" ], [ "MONITOR_NE2A0_8", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_8", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_8", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_8", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_8", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_8", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_8", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_8", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_8", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_8", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_8", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_8", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_8", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_8", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_8", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_8", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_8", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_8", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_8", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_8", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_8", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_8", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_8", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_8", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_8", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_8", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_8", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_8", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_8", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_8", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_8", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_8", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_8", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_8", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_8", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_8", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_8", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_8", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_8", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_8", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_8", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_8", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_8", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_8", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_8", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_8", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_8", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_8", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_8", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_8", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_8", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_8", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_8", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_8", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_8", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_8", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_8", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_8", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_8", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_8", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_8", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_8", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_8", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_8", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_8", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_8", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_8", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_8", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_8", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_8", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_8", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_8", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_8", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_8", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_8", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_8", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_8", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_8", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_8", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_8", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -7 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_7", "VFRAME_BYP0" ], [ "MONITOR_BYP1_7", "VFRAME_BYP1" ], [ "MONITOR_BYP2_7", "VFRAME_BYP2" ], [ "MONITOR_BYP3_7", "VFRAME_BYP3" ], [ "MONITOR_BYP4_7", "VFRAME_BYP4" ], [ "MONITOR_BYP5_7", "VFRAME_BYP5" ], [ "MONITOR_BYP6_7", "VFRAME_BYP6" ], [ "MONITOR_BYP7_7", "VFRAME_BYP7" ], [ "MONITOR_CLK0_7", "VFRAME_CLK0" ], [ "MONITOR_CLK1_7", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_7", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_7", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_7", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_7", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_7", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_7", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_7", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_7", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_7", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_7", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_7", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_7", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_7", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_7", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_7", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_7", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_7", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_7", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_7", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_7", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_7", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_7", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_7", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_7", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_7", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_7", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_7", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_7", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_7", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_7", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_7", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_7", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_7", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_7", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_7", "VFRAME_FAN0" ], [ "MONITOR_FAN1_7", "VFRAME_FAN1" ], [ "MONITOR_FAN2_7", "VFRAME_FAN2" ], [ "MONITOR_FAN3_7", "VFRAME_FAN3" ], [ "MONITOR_FAN4_7", "VFRAME_FAN4" ], [ "MONITOR_FAN5_7", "VFRAME_FAN5" ], [ "MONITOR_FAN6_7", "VFRAME_FAN6" ], [ "MONITOR_FAN7_7", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_7", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_7", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_7", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_7", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_7", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_7", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_7", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_7", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_7", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_7", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_7", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_7", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_7", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_7", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_7", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_7", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_7", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_7", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_7", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_7", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_7", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_7", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_7", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_7", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_7", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_7", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_7", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_7", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_7", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_7", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_7", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_7", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_7", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_7", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_7", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_7", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_7", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_7", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_7", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_7", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_7", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_7", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_7", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_7", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_7", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_7", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_7", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_7", "VFRAME_IMUX47" ], [ "MONITOR_LH1_7", "VFRAME_LH1" ], [ "MONITOR_LH2_7", "VFRAME_LH2" ], [ "MONITOR_LH3_7", "VFRAME_LH3" ], [ "MONITOR_LH4_7", "VFRAME_LH4" ], [ "MONITOR_LH5_7", "VFRAME_LH5" ], [ "MONITOR_LH6_7", "VFRAME_LH6" ], [ "MONITOR_LH7_7", "VFRAME_LH7" ], [ "MONITOR_LH8_7", "VFRAME_LH8" ], [ "MONITOR_LH9_7", "VFRAME_LH9" ], [ "MONITOR_LH10_7", "VFRAME_LH10" ], [ "MONITOR_LH11_7", "VFRAME_LH11" ], [ "MONITOR_LH12_7", "VFRAME_LH12" ], [ "MONITOR_NE2A0_7", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_7", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_7", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_7", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_7", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_7", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_7", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_7", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_7", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_7", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_7", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_7", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_7", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_7", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_7", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_7", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_7", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_7", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_7", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_7", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_7", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_7", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_7", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_7", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_7", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_7", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_7", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_7", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_7", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_7", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_7", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_7", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_7", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_7", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_7", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_7", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_7", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_7", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_7", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_7", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_7", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_7", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_7", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_7", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_7", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_7", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_7", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_7", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_7", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_7", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_7", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_7", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_7", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_7", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_7", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_7", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_7", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_7", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_7", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_7", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_7", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_7", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_7", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_7", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_7", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_7", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_7", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_7", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_7", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_7", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_7", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_7", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_7", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_7", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_7", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_7", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_7", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_7", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_7", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_7", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -6 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_6", "VFRAME_BYP0" ], [ "MONITOR_BYP1_6", "VFRAME_BYP1" ], [ "MONITOR_BYP2_6", "VFRAME_BYP2" ], [ "MONITOR_BYP3_6", "VFRAME_BYP3" ], [ "MONITOR_BYP4_6", "VFRAME_BYP4" ], [ "MONITOR_BYP5_6", "VFRAME_BYP5" ], [ "MONITOR_BYP6_6", "VFRAME_BYP6" ], [ "MONITOR_BYP7_6", "VFRAME_BYP7" ], [ "MONITOR_CLK0_6", "VFRAME_CLK0" ], [ "MONITOR_CLK1_6", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_6", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_6", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_6", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_6", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_6", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_6", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_6", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_6", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_6", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_6", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_6", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_6", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_6", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_6", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_6", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_6", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_6", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_6", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_6", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_6", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_6", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_6", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_6", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_6", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_6", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_6", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_6", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_6", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_6", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_6", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_6", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_6", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_6", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_6", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_6", "VFRAME_FAN0" ], [ "MONITOR_FAN1_6", "VFRAME_FAN1" ], [ "MONITOR_FAN2_6", "VFRAME_FAN2" ], [ "MONITOR_FAN3_6", "VFRAME_FAN3" ], [ "MONITOR_FAN4_6", "VFRAME_FAN4" ], [ "MONITOR_FAN5_6", "VFRAME_FAN5" ], [ "MONITOR_FAN6_6", "VFRAME_FAN6" ], [ "MONITOR_FAN7_6", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_6", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_6", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_6", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_6", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_6", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_6", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_6", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_6", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_6", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_6", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_6", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_6", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_6", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_6", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_6", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_6", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_6", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_6", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_6", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_6", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_6", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_6", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_6", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_6", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_6", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_6", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_6", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_6", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_6", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_6", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_6", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_6", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_6", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_6", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_6", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_6", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_6", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_6", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_6", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_6", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_6", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_6", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_6", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_6", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_6", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_6", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_6", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_6", "VFRAME_IMUX47" ], [ "MONITOR_LH1_6", "VFRAME_LH1" ], [ "MONITOR_LH2_6", "VFRAME_LH2" ], [ "MONITOR_LH3_6", "VFRAME_LH3" ], [ "MONITOR_LH4_6", "VFRAME_LH4" ], [ "MONITOR_LH5_6", "VFRAME_LH5" ], [ "MONITOR_LH6_6", "VFRAME_LH6" ], [ "MONITOR_LH7_6", "VFRAME_LH7" ], [ "MONITOR_LH8_6", "VFRAME_LH8" ], [ "MONITOR_LH9_6", "VFRAME_LH9" ], [ "MONITOR_LH10_6", "VFRAME_LH10" ], [ "MONITOR_LH11_6", "VFRAME_LH11" ], [ "MONITOR_LH12_6", "VFRAME_LH12" ], [ "MONITOR_NE2A0_6", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_6", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_6", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_6", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_6", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_6", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_6", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_6", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_6", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_6", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_6", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_6", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_6", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_6", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_6", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_6", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_6", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_6", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_6", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_6", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_6", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_6", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_6", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_6", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_6", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_6", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_6", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_6", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_6", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_6", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_6", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_6", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_6", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_6", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_6", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_6", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_6", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_6", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_6", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_6", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_6", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_6", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_6", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_6", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_6", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_6", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_6", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_6", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_6", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_6", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_6", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_6", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_6", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_6", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_6", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_6", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_6", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_6", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_6", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_6", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_6", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_6", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_6", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_6", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_6", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_6", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_6", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_6", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_6", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_6", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_6", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_6", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_6", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_6", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_6", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_6", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_6", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_6", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_6", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_6", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -5 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_5", "VFRAME_BYP0" ], [ "MONITOR_BYP1_5", "VFRAME_BYP1" ], [ "MONITOR_BYP2_5", "VFRAME_BYP2" ], [ "MONITOR_BYP3_5", "VFRAME_BYP3" ], [ "MONITOR_BYP4_5", "VFRAME_BYP4" ], [ "MONITOR_BYP5_5", "VFRAME_BYP5" ], [ "MONITOR_BYP6_5", "VFRAME_BYP6" ], [ "MONITOR_BYP7_5", "VFRAME_BYP7" ], [ "MONITOR_CLK0_5", "VFRAME_CLK0" ], [ "MONITOR_CLK1_5", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_5", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_5", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_5", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_5", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_5", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_5", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_5", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_5", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_5", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_5", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_5", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_5", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_5", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_5", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_5", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_5", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_5", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_5", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_5", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_5", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_5", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_5", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_5", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_5", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_5", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_5", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_5", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_5", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_5", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_5", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_5", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_5", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_5", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_5", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_5", "VFRAME_FAN0" ], [ "MONITOR_FAN1_5", "VFRAME_FAN1" ], [ "MONITOR_FAN2_5", "VFRAME_FAN2" ], [ "MONITOR_FAN3_5", "VFRAME_FAN3" ], [ "MONITOR_FAN4_5", "VFRAME_FAN4" ], [ "MONITOR_FAN5_5", "VFRAME_FAN5" ], [ "MONITOR_FAN6_5", "VFRAME_FAN6" ], [ "MONITOR_FAN7_5", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_5", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_5", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_5", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_5", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_5", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_5", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_5", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_5", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_5", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_5", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_5", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_5", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_5", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_5", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_5", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_5", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_5", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_5", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_5", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_5", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_5", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_5", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_5", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_5", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_5", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_5", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_5", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_5", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_5", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_5", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_5", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_5", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_5", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_5", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_5", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_5", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_5", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_5", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_5", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_5", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_5", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_5", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_5", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_5", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_5", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_5", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_5", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_5", "VFRAME_IMUX47" ], [ "MONITOR_LH1_5", "VFRAME_LH1" ], [ "MONITOR_LH2_5", "VFRAME_LH2" ], [ "MONITOR_LH3_5", "VFRAME_LH3" ], [ "MONITOR_LH4_5", "VFRAME_LH4" ], [ "MONITOR_LH5_5", "VFRAME_LH5" ], [ "MONITOR_LH6_5", "VFRAME_LH6" ], [ "MONITOR_LH7_5", "VFRAME_LH7" ], [ "MONITOR_LH8_5", "VFRAME_LH8" ], [ "MONITOR_LH9_5", "VFRAME_LH9" ], [ "MONITOR_LH10_5", "VFRAME_LH10" ], [ "MONITOR_LH11_5", "VFRAME_LH11" ], [ "MONITOR_LH12_5", "VFRAME_LH12" ], [ "MONITOR_NE2A0_5", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_5", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_5", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_5", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_5", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_5", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_5", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_5", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_5", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_5", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_5", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_5", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_5", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_5", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_5", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_5", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_5", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_5", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_5", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_5", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_5", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_5", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_5", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_5", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_5", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_5", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_5", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_5", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_5", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_5", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_5", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_5", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_5", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_5", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_5", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_5", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_5", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_5", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_5", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_5", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_5", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_5", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_5", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_5", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_5", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_5", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_5", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_5", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_5", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_5", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_5", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_5", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_5", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_5", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_5", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_5", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_5", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_5", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_5", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_5", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_5", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_5", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_5", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_5", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_5", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_5", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_5", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_5", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_5", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_5", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_5", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_5", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_5", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_5", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_5", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_5", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_5", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_5", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_5", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_5", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_4", "VFRAME_BYP0" ], [ "MONITOR_BYP1_4", "VFRAME_BYP1" ], [ "MONITOR_BYP2_4", "VFRAME_BYP2" ], [ "MONITOR_BYP3_4", "VFRAME_BYP3" ], [ "MONITOR_BYP4_4", "VFRAME_BYP4" ], [ "MONITOR_BYP5_4", "VFRAME_BYP5" ], [ "MONITOR_BYP6_4", "VFRAME_BYP6" ], [ "MONITOR_BYP7_4", "VFRAME_BYP7" ], [ "MONITOR_CLK0_4", "VFRAME_CLK0" ], [ "MONITOR_CLK1_4", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_4", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_4", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_4", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_4", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_4", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_4", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_4", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_4", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_4", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_4", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_4", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_4", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_4", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_4", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_4", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_4", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_4", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_4", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_4", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_4", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_4", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_4", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_4", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_4", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_4", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_4", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_4", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_4", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_4", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_4", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_4", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_4", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_4", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_4", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_4", "VFRAME_FAN0" ], [ "MONITOR_FAN1_4", "VFRAME_FAN1" ], [ "MONITOR_FAN2_4", "VFRAME_FAN2" ], [ "MONITOR_FAN3_4", "VFRAME_FAN3" ], [ "MONITOR_FAN4_4", "VFRAME_FAN4" ], [ "MONITOR_FAN5_4", "VFRAME_FAN5" ], [ "MONITOR_FAN6_4", "VFRAME_FAN6" ], [ "MONITOR_FAN7_4", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_4", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_4", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_4", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_4", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_4", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_4", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_4", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_4", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_4", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_4", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_4", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_4", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_4", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_4", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_4", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_4", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_4", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_4", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_4", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_4", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_4", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_4", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_4", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_4", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_4", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_4", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_4", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_4", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_4", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_4", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_4", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_4", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_4", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_4", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_4", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_4", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_4", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_4", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_4", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_4", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_4", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_4", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_4", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_4", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_4", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_4", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_4", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_4", "VFRAME_IMUX47" ], [ "MONITOR_LH1_4", "VFRAME_LH1" ], [ "MONITOR_LH2_4", "VFRAME_LH2" ], [ "MONITOR_LH3_4", "VFRAME_LH3" ], [ "MONITOR_LH4_4", "VFRAME_LH4" ], [ "MONITOR_LH5_4", "VFRAME_LH5" ], [ "MONITOR_LH6_4", "VFRAME_LH6" ], [ "MONITOR_LH7_4", "VFRAME_LH7" ], [ "MONITOR_LH8_4", "VFRAME_LH8" ], [ "MONITOR_LH9_4", "VFRAME_LH9" ], [ "MONITOR_LH10_4", "VFRAME_LH10" ], [ "MONITOR_LH11_4", "VFRAME_LH11" ], [ "MONITOR_LH12_4", "VFRAME_LH12" ], [ "MONITOR_NE2A0_4", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_4", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_4", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_4", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_4", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_4", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_4", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_4", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_4", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_4", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_4", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_4", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_4", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_4", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_4", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_4", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_4", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_4", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_4", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_4", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_4", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_4", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_4", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_4", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_4", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_4", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_4", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_4", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_4", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_4", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_4", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_4", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_4", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_4", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_4", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_4", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_4", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_4", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_4", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_4", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_4", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_4", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_4", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_4", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_4", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_4", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_4", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_4", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_4", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_4", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_4", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_4", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_4", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_4", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_4", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_4", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_4", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_4", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_4", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_4", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_4", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_4", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_4", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_4", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_4", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_4", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_4", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_4", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_4", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_4", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_4", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_4", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_4", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_4", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_4", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_4", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_4", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_4", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_4", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_4", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_3", "VFRAME_BYP0" ], [ "MONITOR_BYP1_3", "VFRAME_BYP1" ], [ "MONITOR_BYP2_3", "VFRAME_BYP2" ], [ "MONITOR_BYP3_3", "VFRAME_BYP3" ], [ "MONITOR_BYP4_3", "VFRAME_BYP4" ], [ "MONITOR_BYP5_3", "VFRAME_BYP5" ], [ "MONITOR_BYP6_3", "VFRAME_BYP6" ], [ "MONITOR_BYP7_3", "VFRAME_BYP7" ], [ "MONITOR_CLK0_3", "VFRAME_CLK0" ], [ "MONITOR_CLK1_3", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_3", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_3", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_3", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_3", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_3", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_3", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_3", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_3", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_3", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_3", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_3", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_3", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_3", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_3", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_3", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_3", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_3", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_3", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_3", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_3", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_3", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_3", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_3", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_3", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_3", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_3", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_3", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_3", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_3", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_3", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_3", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_3", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_3", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_3", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_3", "VFRAME_FAN0" ], [ "MONITOR_FAN1_3", "VFRAME_FAN1" ], [ "MONITOR_FAN2_3", "VFRAME_FAN2" ], [ "MONITOR_FAN3_3", "VFRAME_FAN3" ], [ "MONITOR_FAN4_3", "VFRAME_FAN4" ], [ "MONITOR_FAN5_3", "VFRAME_FAN5" ], [ "MONITOR_FAN6_3", "VFRAME_FAN6" ], [ "MONITOR_FAN7_3", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_3", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_3", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_3", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_3", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_3", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_3", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_3", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_3", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_3", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_3", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_3", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_3", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_3", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_3", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_3", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_3", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_3", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_3", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_3", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_3", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_3", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_3", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_3", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_3", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_3", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_3", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_3", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_3", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_3", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_3", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_3", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_3", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_3", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_3", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_3", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_3", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_3", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_3", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_3", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_3", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_3", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_3", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_3", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_3", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_3", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_3", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_3", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_3", "VFRAME_IMUX47" ], [ "MONITOR_LH1_3", "VFRAME_LH1" ], [ "MONITOR_LH2_3", "VFRAME_LH2" ], [ "MONITOR_LH3_3", "VFRAME_LH3" ], [ "MONITOR_LH4_3", "VFRAME_LH4" ], [ "MONITOR_LH5_3", "VFRAME_LH5" ], [ "MONITOR_LH6_3", "VFRAME_LH6" ], [ "MONITOR_LH7_3", "VFRAME_LH7" ], [ "MONITOR_LH8_3", "VFRAME_LH8" ], [ "MONITOR_LH9_3", "VFRAME_LH9" ], [ "MONITOR_LH10_3", "VFRAME_LH10" ], [ "MONITOR_LH11_3", "VFRAME_LH11" ], [ "MONITOR_LH12_3", "VFRAME_LH12" ], [ "MONITOR_NE2A0_3", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_3", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_3", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_3", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_3", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_3", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_3", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_3", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_3", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_3", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_3", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_3", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_3", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_3", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_3", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_3", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_3", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_3", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_3", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_3", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_3", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_3", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_3", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_3", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_3", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_3", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_3", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_3", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_3", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_3", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_3", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_3", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_3", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_3", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_3", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_3", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_3", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_3", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_3", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_3", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_3", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_3", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_3", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_3", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_3", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_3", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_3", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_3", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_3", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_3", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_3", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_3", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_3", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_3", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_3", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_3", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_3", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_3", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_3", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_3", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_3", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_3", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_3", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_3", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_3", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_3", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_3", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_3", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_3", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_3", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_3", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_3", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_3", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_3", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_3", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_3", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_3", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_3", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_3", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_2", "VFRAME_BYP0" ], [ "MONITOR_BYP1_2", "VFRAME_BYP1" ], [ "MONITOR_BYP2_2", "VFRAME_BYP2" ], [ "MONITOR_BYP3_2", "VFRAME_BYP3" ], [ "MONITOR_BYP4_2", "VFRAME_BYP4" ], [ "MONITOR_BYP5_2", "VFRAME_BYP5" ], [ "MONITOR_BYP6_2", "VFRAME_BYP6" ], [ "MONITOR_BYP7_2", "VFRAME_BYP7" ], [ "MONITOR_CLK0_2", "VFRAME_CLK0" ], [ "MONITOR_CLK1_2", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_2", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_2", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_2", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_2", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_2", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_2", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_2", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_2", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_2", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_2", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_2", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_2", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_2", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_2", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_2", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_2", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_2", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_2", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_2", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_2", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_2", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_2", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_2", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_2", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_2", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_2", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_2", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_2", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_2", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_2", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_2", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_2", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_2", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_2", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_2", "VFRAME_FAN0" ], [ "MONITOR_FAN1_2", "VFRAME_FAN1" ], [ "MONITOR_FAN2_2", "VFRAME_FAN2" ], [ "MONITOR_FAN3_2", "VFRAME_FAN3" ], [ "MONITOR_FAN4_2", "VFRAME_FAN4" ], [ "MONITOR_FAN5_2", "VFRAME_FAN5" ], [ "MONITOR_FAN6_2", "VFRAME_FAN6" ], [ "MONITOR_FAN7_2", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_2", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_2", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_2", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_2", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_2", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_2", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_2", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_2", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_2", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_2", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_2", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_2", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_2", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_2", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_2", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_2", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_2", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_2", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_2", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_2", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_2", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_2", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_2", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_2", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_2", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_2", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_2", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_2", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_2", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_2", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_2", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_2", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_2", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_2", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_2", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_2", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_2", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_2", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_2", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_2", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_2", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_2", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_2", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_2", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_2", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_2", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_2", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_2", "VFRAME_IMUX47" ], [ "MONITOR_LH1_2", "VFRAME_LH1" ], [ "MONITOR_LH2_2", "VFRAME_LH2" ], [ "MONITOR_LH3_2", "VFRAME_LH3" ], [ "MONITOR_LH4_2", "VFRAME_LH4" ], [ "MONITOR_LH5_2", "VFRAME_LH5" ], [ "MONITOR_LH6_2", "VFRAME_LH6" ], [ "MONITOR_LH7_2", "VFRAME_LH7" ], [ "MONITOR_LH8_2", "VFRAME_LH8" ], [ "MONITOR_LH9_2", "VFRAME_LH9" ], [ "MONITOR_LH10_2", "VFRAME_LH10" ], [ "MONITOR_LH11_2", "VFRAME_LH11" ], [ "MONITOR_LH12_2", "VFRAME_LH12" ], [ "MONITOR_NE2A0_2", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_2", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_2", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_2", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_2", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_2", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_2", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_2", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_2", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_2", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_2", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_2", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_2", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_2", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_2", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_2", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_2", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_2", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_2", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_2", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_2", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_2", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_2", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_2", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_2", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_2", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_2", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_2", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_2", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_2", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_2", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_2", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_2", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_2", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_2", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_2", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_2", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_2", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_2", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_2", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_2", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_2", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_2", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_2", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_2", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_2", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_2", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_2", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_2", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_2", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_2", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_2", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_2", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_2", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_2", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_2", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_2", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_2", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_2", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_2", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_2", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_2", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_2", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_2", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_2", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_2", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_2", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_2", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_2", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_2", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_2", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_2", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_2", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_2", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_2", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_2", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_2", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_2", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_2", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_2", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_1", "VFRAME_BYP0" ], [ "MONITOR_BYP1_1", "VFRAME_BYP1" ], [ "MONITOR_BYP2_1", "VFRAME_BYP2" ], [ "MONITOR_BYP3_1", "VFRAME_BYP3" ], [ "MONITOR_BYP4_1", "VFRAME_BYP4" ], [ "MONITOR_BYP5_1", "VFRAME_BYP5" ], [ "MONITOR_BYP6_1", "VFRAME_BYP6" ], [ "MONITOR_BYP7_1", "VFRAME_BYP7" ], [ "MONITOR_CLK0_1", "VFRAME_CLK0" ], [ "MONITOR_CLK1_1", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_1", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_1", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_1", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_1", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_1", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_1", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_1", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_1", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_1", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_1", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_1", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_1", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_1", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_1", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_1", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_1", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_1", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_1", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_1", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_1", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_1", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_1", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_1", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_1", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_1", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_1", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_1", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_1", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_1", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_1", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_1", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_1", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_1", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_1", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_1", "VFRAME_FAN0" ], [ "MONITOR_FAN1_1", "VFRAME_FAN1" ], [ "MONITOR_FAN2_1", "VFRAME_FAN2" ], [ "MONITOR_FAN3_1", "VFRAME_FAN3" ], [ "MONITOR_FAN4_1", "VFRAME_FAN4" ], [ "MONITOR_FAN5_1", "VFRAME_FAN5" ], [ "MONITOR_FAN6_1", "VFRAME_FAN6" ], [ "MONITOR_FAN7_1", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_1", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_1", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_1", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_1", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_1", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_1", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_1", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_1", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_1", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_1", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_1", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_1", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_1", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_1", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_1", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_1", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_1", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_1", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_1", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_1", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_1", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_1", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_1", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_1", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_1", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_1", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_1", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_1", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_1", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_1", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_1", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_1", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_1", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_1", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_1", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_1", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_1", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_1", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_1", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_1", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_1", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_1", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_1", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_1", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_1", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_1", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_1", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_1", "VFRAME_IMUX47" ], [ "MONITOR_LH1_1", "VFRAME_LH1" ], [ "MONITOR_LH2_1", "VFRAME_LH2" ], [ "MONITOR_LH3_1", "VFRAME_LH3" ], [ "MONITOR_LH4_1", "VFRAME_LH4" ], [ "MONITOR_LH5_1", "VFRAME_LH5" ], [ "MONITOR_LH6_1", "VFRAME_LH6" ], [ "MONITOR_LH7_1", "VFRAME_LH7" ], [ "MONITOR_LH8_1", "VFRAME_LH8" ], [ "MONITOR_LH9_1", "VFRAME_LH9" ], [ "MONITOR_LH10_1", "VFRAME_LH10" ], [ "MONITOR_LH11_1", "VFRAME_LH11" ], [ "MONITOR_LH12_1", "VFRAME_LH12" ], [ "MONITOR_NE2A0_1", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_1", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_1", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_1", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_1", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_1", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_1", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_1", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_1", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_1", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_1", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_1", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_1", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_1", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_1", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_1", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_1", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_1", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_1", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_1", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_1", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_1", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_1", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_1", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_1", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_1", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_1", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_1", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_1", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_1", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_1", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_1", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_1", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_1", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_1", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_1", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_1", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_1", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_1", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_1", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_1", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_1", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_1", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_1", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_1", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_1", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_1", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_1", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_1", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_1", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_1", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_1", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_1", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_1", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_1", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_1", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_1", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_1", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_1", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_1", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_1", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_1", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_1", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_1", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_1", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_1", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_1", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_1", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_1", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_1", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_1", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_1", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_1", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_1", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_1", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_1", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_1", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_1", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_1", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_1", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "MONITOR_MID_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_0", "VFRAME_BYP0" ], [ "MONITOR_BYP1_0", "VFRAME_BYP1" ], [ "MONITOR_BYP2_0", "VFRAME_BYP2" ], [ "MONITOR_BYP3_0", "VFRAME_BYP3" ], [ "MONITOR_BYP4_0", "VFRAME_BYP4" ], [ "MONITOR_BYP5_0", "VFRAME_BYP5" ], [ "MONITOR_BYP6_0", "VFRAME_BYP6" ], [ "MONITOR_BYP7_0", "VFRAME_BYP7" ], [ "MONITOR_CLK0_0", "VFRAME_CLK0" ], [ "MONITOR_CLK1_0", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_0", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_0", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_0", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_0", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_0", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_0", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_0", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_0", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_0", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_0", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_0", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_0", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_0", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_0", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_0", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_0", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_0", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_0", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_0", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_0", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_0", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_0", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_0", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_0", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_0", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_0", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_0", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_0", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_0", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_0", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_0", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_0", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_0", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_0", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_0", "VFRAME_FAN0" ], [ "MONITOR_FAN1_0", "VFRAME_FAN1" ], [ "MONITOR_FAN2_0", "VFRAME_FAN2" ], [ "MONITOR_FAN3_0", "VFRAME_FAN3" ], [ "MONITOR_FAN4_0", "VFRAME_FAN4" ], [ "MONITOR_FAN5_0", "VFRAME_FAN5" ], [ "MONITOR_FAN6_0", "VFRAME_FAN6" ], [ "MONITOR_FAN7_0", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_0", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_0", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_0", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_0", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_0", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_0", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_0", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_0", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_0", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_0", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_0", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_0", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_0", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_0", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_0", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_0", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_0", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_0", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_0", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_0", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_0", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_0", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_0", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_0", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_0", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_0", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_0", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_0", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_0", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_0", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_0", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_0", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_0", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_0", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_0", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_0", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_0", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_0", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_0", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_0", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_0", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_0", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_0", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_0", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_0", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_0", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_0", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_0", "VFRAME_IMUX47" ], [ "MONITOR_LH1_0", "VFRAME_LH1" ], [ "MONITOR_LH2_0", "VFRAME_LH2" ], [ "MONITOR_LH3_0", "VFRAME_LH3" ], [ "MONITOR_LH4_0", "VFRAME_LH4" ], [ "MONITOR_LH5_0", "VFRAME_LH5" ], [ "MONITOR_LH6_0", "VFRAME_LH6" ], [ "MONITOR_LH7_0", "VFRAME_LH7" ], [ "MONITOR_LH8_0", "VFRAME_LH8" ], [ "MONITOR_LH9_0", "VFRAME_LH9" ], [ "MONITOR_LH10_0", "VFRAME_LH10" ], [ "MONITOR_LH11_0", "VFRAME_LH11" ], [ "MONITOR_LH12_0", "VFRAME_LH12" ], [ "MONITOR_NE2A0_0", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_0", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_0", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_0", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_0", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_0", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_0", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_0", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_0", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_0", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_0", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_0", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_0", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_0", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_0", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_0", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_0", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_0", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_0", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_0", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_0", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_0", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_0", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_0", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_0", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_0", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_0", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_0", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_0", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_0", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_0", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_0", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_0", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_0", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_0", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_0", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_0", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_0", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_0", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_0", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_0", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_0", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_0", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_0", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_0", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_0", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_0", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_0", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_0", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_0", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_0", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_0", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_0", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_0", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_0", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_0", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_0", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_0", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_0", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_0", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_0", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_0", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_0", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_0", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_0", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_0", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_0", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_0", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_0", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_0", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_0", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_0", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_0", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_0", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_0", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_0", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_0", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_0", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_0", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_0", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -4 ], "tile_types": [ "MONITOR_TOP_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_4", "VFRAME_BYP0" ], [ "MONITOR_BYP1_4", "VFRAME_BYP1" ], [ "MONITOR_BYP2_4", "VFRAME_BYP2" ], [ "MONITOR_BYP3_4", "VFRAME_BYP3" ], [ "MONITOR_BYP4_4", "VFRAME_BYP4" ], [ "MONITOR_BYP5_4", "VFRAME_BYP5" ], [ "MONITOR_BYP6_4", "VFRAME_BYP6" ], [ "MONITOR_BYP7_4", "VFRAME_BYP7" ], [ "MONITOR_CLK0_4", "VFRAME_CLK0" ], [ "MONITOR_CLK1_4", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_4", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_4", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_4", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_4", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_4", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_4", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_4", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_4", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_4", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_4", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_4", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_4", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_4", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_4", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_4", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_4", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_4", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_4", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_4", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_4", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_4", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_4", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_4", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_4", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_4", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_4", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_4", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_4", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_4", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_4", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_4", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_4", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_4", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_4", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_4", "VFRAME_FAN0" ], [ "MONITOR_FAN1_4", "VFRAME_FAN1" ], [ "MONITOR_FAN2_4", "VFRAME_FAN2" ], [ "MONITOR_FAN3_4", "VFRAME_FAN3" ], [ "MONITOR_FAN4_4", "VFRAME_FAN4" ], [ "MONITOR_FAN5_4", "VFRAME_FAN5" ], [ "MONITOR_FAN6_4", "VFRAME_FAN6" ], [ "MONITOR_FAN7_4", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_4", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_4", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_4", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_4", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_4", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_4", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_4", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_4", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_4", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_4", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_4", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_4", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_4", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_4", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_4", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_4", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_4", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_4", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_4", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_4", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_4", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_4", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_4", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_4", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_4", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_4", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_4", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_4", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_4", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_4", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_4", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_4", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_4", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_4", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_4", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_4", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_4", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_4", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_4", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_4", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_4", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_4", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_4", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_4", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_4", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_4", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_4", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_4", "VFRAME_IMUX47" ], [ "MONITOR_LH1_4", "VFRAME_LH1" ], [ "MONITOR_LH2_4", "VFRAME_LH2" ], [ "MONITOR_LH3_4", "VFRAME_LH3" ], [ "MONITOR_LH4_4", "VFRAME_LH4" ], [ "MONITOR_LH5_4", "VFRAME_LH5" ], [ "MONITOR_LH6_4", "VFRAME_LH6" ], [ "MONITOR_LH7_4", "VFRAME_LH7" ], [ "MONITOR_LH8_4", "VFRAME_LH8" ], [ "MONITOR_LH9_4", "VFRAME_LH9" ], [ "MONITOR_LH10_4", "VFRAME_LH10" ], [ "MONITOR_LH11_4", "VFRAME_LH11" ], [ "MONITOR_LH12_4", "VFRAME_LH12" ], [ "MONITOR_NE2A0_4", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_4", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_4", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_4", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_4", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_4", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_4", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_4", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_4", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_4", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_4", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_4", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_4", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_4", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_4", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_4", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_4", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_4", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_4", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_4", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_4", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_4", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_4", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_4", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_4", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_4", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_4", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_4", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_4", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_4", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_4", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_4", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_4", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_4", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_4", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_4", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_4", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_4", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_4", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_4", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_4", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_4", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_4", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_4", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_4", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_4", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_4", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_4", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_4", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_4", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_4", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_4", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_4", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_4", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_4", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_4", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_4", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_4", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_4", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_4", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_4", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_4", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_4", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_4", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_4", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_4", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_4", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_4", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_4", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_4", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_4", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_4", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_4", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_4", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_4", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_4", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_4", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_4", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_4", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_4", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -3 ], "tile_types": [ "MONITOR_TOP_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_3", "VFRAME_BYP0" ], [ "MONITOR_BYP1_3", "VFRAME_BYP1" ], [ "MONITOR_BYP2_3", "VFRAME_BYP2" ], [ "MONITOR_BYP3_3", "VFRAME_BYP3" ], [ "MONITOR_BYP4_3", "VFRAME_BYP4" ], [ "MONITOR_BYP5_3", "VFRAME_BYP5" ], [ "MONITOR_BYP6_3", "VFRAME_BYP6" ], [ "MONITOR_BYP7_3", "VFRAME_BYP7" ], [ "MONITOR_CLK0_3", "VFRAME_CLK0" ], [ "MONITOR_CLK1_3", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_3", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_3", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_3", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_3", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_3", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_3", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_3", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_3", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_3", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_3", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_3", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_3", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_3", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_3", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_3", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_3", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_3", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_3", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_3", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_3", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_3", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_3", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_3", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_3", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_3", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_3", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_3", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_3", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_3", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_3", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_3", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_3", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_3", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_3", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_3", "VFRAME_FAN0" ], [ "MONITOR_FAN1_3", "VFRAME_FAN1" ], [ "MONITOR_FAN2_3", "VFRAME_FAN2" ], [ "MONITOR_FAN3_3", "VFRAME_FAN3" ], [ "MONITOR_FAN4_3", "VFRAME_FAN4" ], [ "MONITOR_FAN5_3", "VFRAME_FAN5" ], [ "MONITOR_FAN6_3", "VFRAME_FAN6" ], [ "MONITOR_FAN7_3", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_3", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_3", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_3", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_3", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_3", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_3", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_3", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_3", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_3", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_3", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_3", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_3", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_3", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_3", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_3", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_3", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_3", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_3", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_3", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_3", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_3", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_3", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_3", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_3", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_3", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_3", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_3", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_3", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_3", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_3", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_3", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_3", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_3", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_3", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_3", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_3", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_3", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_3", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_3", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_3", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_3", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_3", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_3", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_3", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_3", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_3", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_3", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_3", "VFRAME_IMUX47" ], [ "MONITOR_LH1_3", "VFRAME_LH1" ], [ "MONITOR_LH2_3", "VFRAME_LH2" ], [ "MONITOR_LH3_3", "VFRAME_LH3" ], [ "MONITOR_LH4_3", "VFRAME_LH4" ], [ "MONITOR_LH5_3", "VFRAME_LH5" ], [ "MONITOR_LH6_3", "VFRAME_LH6" ], [ "MONITOR_LH7_3", "VFRAME_LH7" ], [ "MONITOR_LH8_3", "VFRAME_LH8" ], [ "MONITOR_LH9_3", "VFRAME_LH9" ], [ "MONITOR_LH10_3", "VFRAME_LH10" ], [ "MONITOR_LH11_3", "VFRAME_LH11" ], [ "MONITOR_LH12_3", "VFRAME_LH12" ], [ "MONITOR_NE2A0_3", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_3", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_3", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_3", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_3", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_3", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_3", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_3", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_3", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_3", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_3", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_3", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_3", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_3", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_3", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_3", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_3", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_3", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_3", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_3", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_3", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_3", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_3", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_3", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_3", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_3", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_3", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_3", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_3", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_3", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_3", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_3", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_3", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_3", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_3", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_3", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_3", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_3", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_3", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_3", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_3", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_3", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_3", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_3", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_3", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_3", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_3", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_3", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_3", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_3", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_3", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_3", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_3", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_3", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_3", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_3", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_3", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_3", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_3", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_3", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_3", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_3", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_3", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_3", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_3", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_3", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_3", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_3", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_3", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_3", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_3", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_3", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_3", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_3", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_3", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_3", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_3", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_3", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_3", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_3", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -2 ], "tile_types": [ "MONITOR_TOP_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_2", "VFRAME_BYP0" ], [ "MONITOR_BYP1_2", "VFRAME_BYP1" ], [ "MONITOR_BYP2_2", "VFRAME_BYP2" ], [ "MONITOR_BYP3_2", "VFRAME_BYP3" ], [ "MONITOR_BYP4_2", "VFRAME_BYP4" ], [ "MONITOR_BYP5_2", "VFRAME_BYP5" ], [ "MONITOR_BYP6_2", "VFRAME_BYP6" ], [ "MONITOR_BYP7_2", "VFRAME_BYP7" ], [ "MONITOR_CLK0_2", "VFRAME_CLK0" ], [ "MONITOR_CLK1_2", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_2", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_2", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_2", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_2", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_2", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_2", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_2", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_2", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_2", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_2", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_2", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_2", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_2", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_2", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_2", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_2", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_2", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_2", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_2", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_2", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_2", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_2", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_2", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_2", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_2", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_2", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_2", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_2", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_2", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_2", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_2", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_2", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_2", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_2", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_2", "VFRAME_FAN0" ], [ "MONITOR_FAN1_2", "VFRAME_FAN1" ], [ "MONITOR_FAN2_2", "VFRAME_FAN2" ], [ "MONITOR_FAN3_2", "VFRAME_FAN3" ], [ "MONITOR_FAN4_2", "VFRAME_FAN4" ], [ "MONITOR_FAN5_2", "VFRAME_FAN5" ], [ "MONITOR_FAN6_2", "VFRAME_FAN6" ], [ "MONITOR_FAN7_2", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_2", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_2", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_2", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_2", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_2", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_2", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_2", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_2", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_2", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_2", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_2", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_2", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_2", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_2", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_2", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_2", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_2", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_2", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_2", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_2", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_2", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_2", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_2", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_2", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_2", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_2", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_2", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_2", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_2", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_2", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_2", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_2", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_2", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_2", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_2", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_2", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_2", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_2", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_2", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_2", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_2", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_2", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_2", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_2", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_2", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_2", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_2", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_2", "VFRAME_IMUX47" ], [ "MONITOR_LH1_2", "VFRAME_LH1" ], [ "MONITOR_LH2_2", "VFRAME_LH2" ], [ "MONITOR_LH3_2", "VFRAME_LH3" ], [ "MONITOR_LH4_2", "VFRAME_LH4" ], [ "MONITOR_LH5_2", "VFRAME_LH5" ], [ "MONITOR_LH6_2", "VFRAME_LH6" ], [ "MONITOR_LH7_2", "VFRAME_LH7" ], [ "MONITOR_LH8_2", "VFRAME_LH8" ], [ "MONITOR_LH9_2", "VFRAME_LH9" ], [ "MONITOR_LH10_2", "VFRAME_LH10" ], [ "MONITOR_LH11_2", "VFRAME_LH11" ], [ "MONITOR_LH12_2", "VFRAME_LH12" ], [ "MONITOR_NE2A0_2", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_2", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_2", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_2", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_2", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_2", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_2", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_2", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_2", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_2", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_2", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_2", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_2", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_2", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_2", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_2", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_2", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_2", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_2", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_2", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_2", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_2", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_2", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_2", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_2", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_2", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_2", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_2", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_2", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_2", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_2", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_2", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_2", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_2", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_2", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_2", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_2", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_2", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_2", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_2", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_2", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_2", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_2", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_2", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_2", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_2", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_2", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_2", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_2", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_2", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_2", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_2", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_2", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_2", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_2", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_2", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_2", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_2", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_2", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_2", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_2", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_2", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_2", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_2", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_2", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_2", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_2", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_2", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_2", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_2", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_2", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_2", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_2", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_2", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_2", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_2", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_2", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_2", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_2", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_2", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, -1 ], "tile_types": [ "MONITOR_TOP_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_1", "VFRAME_BYP0" ], [ "MONITOR_BYP1_1", "VFRAME_BYP1" ], [ "MONITOR_BYP2_1", "VFRAME_BYP2" ], [ "MONITOR_BYP3_1", "VFRAME_BYP3" ], [ "MONITOR_BYP4_1", "VFRAME_BYP4" ], [ "MONITOR_BYP5_1", "VFRAME_BYP5" ], [ "MONITOR_BYP6_1", "VFRAME_BYP6" ], [ "MONITOR_BYP7_1", "VFRAME_BYP7" ], [ "MONITOR_CLK0_1", "VFRAME_CLK0" ], [ "MONITOR_CLK1_1", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_1", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_1", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_1", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_1", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_1", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_1", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_1", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_1", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_1", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_1", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_1", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_1", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_1", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_1", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_1", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_1", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_1", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_1", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_1", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_1", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_1", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_1", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_1", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_1", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_1", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_1", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_1", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_1", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_1", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_1", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_1", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_1", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_1", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_1", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_1", "VFRAME_FAN0" ], [ "MONITOR_FAN1_1", "VFRAME_FAN1" ], [ "MONITOR_FAN2_1", "VFRAME_FAN2" ], [ "MONITOR_FAN3_1", "VFRAME_FAN3" ], [ "MONITOR_FAN4_1", "VFRAME_FAN4" ], [ "MONITOR_FAN5_1", "VFRAME_FAN5" ], [ "MONITOR_FAN6_1", "VFRAME_FAN6" ], [ "MONITOR_FAN7_1", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_1", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_1", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_1", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_1", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_1", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_1", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_1", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_1", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_1", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_1", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_1", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_1", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_1", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_1", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_1", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_1", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_1", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_1", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_1", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_1", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_1", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_1", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_1", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_1", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_1", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_1", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_1", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_1", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_1", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_1", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_1", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_1", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_1", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_1", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_1", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_1", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_1", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_1", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_1", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_1", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_1", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_1", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_1", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_1", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_1", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_1", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_1", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_1", "VFRAME_IMUX47" ], [ "MONITOR_LH1_1", "VFRAME_LH1" ], [ "MONITOR_LH2_1", "VFRAME_LH2" ], [ "MONITOR_LH3_1", "VFRAME_LH3" ], [ "MONITOR_LH4_1", "VFRAME_LH4" ], [ "MONITOR_LH5_1", "VFRAME_LH5" ], [ "MONITOR_LH6_1", "VFRAME_LH6" ], [ "MONITOR_LH7_1", "VFRAME_LH7" ], [ "MONITOR_LH8_1", "VFRAME_LH8" ], [ "MONITOR_LH9_1", "VFRAME_LH9" ], [ "MONITOR_LH10_1", "VFRAME_LH10" ], [ "MONITOR_LH11_1", "VFRAME_LH11" ], [ "MONITOR_LH12_1", "VFRAME_LH12" ], [ "MONITOR_NE2A0_1", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_1", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_1", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_1", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_1", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_1", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_1", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_1", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_1", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_1", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_1", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_1", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_1", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_1", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_1", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_1", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_1", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_1", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_1", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_1", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_1", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_1", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_1", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_1", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_1", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_1", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_1", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_1", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_1", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_1", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_1", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_1", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_1", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_1", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_1", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_1", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_1", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_1", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_1", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_1", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_1", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_1", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_1", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_1", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_1", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_1", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_1", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_1", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_1", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_1", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_1", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_1", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_1", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_1", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_1", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_1", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_1", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_1", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_1", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_1", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_1", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_1", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_1", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_1", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_1", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_1", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_1", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_1", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_1", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_1", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_1", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_1", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_1", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_1", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_1", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_1", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_1", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_1", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_1", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_1", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "MONITOR_TOP_FUJI2", "VFRAME" ], "wire_pairs": [ [ "MONITOR_BYP0_0", "VFRAME_BYP0" ], [ "MONITOR_BYP1_0", "VFRAME_BYP1" ], [ "MONITOR_BYP2_0", "VFRAME_BYP2" ], [ "MONITOR_BYP3_0", "VFRAME_BYP3" ], [ "MONITOR_BYP4_0", "VFRAME_BYP4" ], [ "MONITOR_BYP5_0", "VFRAME_BYP5" ], [ "MONITOR_BYP6_0", "VFRAME_BYP6" ], [ "MONITOR_BYP7_0", "VFRAME_BYP7" ], [ "MONITOR_CLK0_0", "VFRAME_CLK0" ], [ "MONITOR_CLK1_0", "VFRAME_CLK1" ], [ "MONITOR_CTRL0_0", "VFRAME_CTRL0" ], [ "MONITOR_CTRL1_0", "VFRAME_CTRL1" ], [ "MONITOR_EE2A0_0", "VFRAME_EE2A0" ], [ "MONITOR_EE2A1_0", "VFRAME_EE2A1" ], [ "MONITOR_EE2A2_0", "VFRAME_EE2A2" ], [ "MONITOR_EE2A3_0", "VFRAME_EE2A3" ], [ "MONITOR_EE2BEG0_0", "VFRAME_EE2BEG0" ], [ "MONITOR_EE2BEG1_0", "VFRAME_EE2BEG1" ], [ "MONITOR_EE2BEG2_0", "VFRAME_EE2BEG2" ], [ "MONITOR_EE2BEG3_0", "VFRAME_EE2BEG3" ], [ "MONITOR_EE4A0_0", "VFRAME_EE4A0" ], [ "MONITOR_EE4A1_0", "VFRAME_EE4A1" ], [ "MONITOR_EE4A2_0", "VFRAME_EE4A2" ], [ "MONITOR_EE4A3_0", "VFRAME_EE4A3" ], [ "MONITOR_EE4B0_0", "VFRAME_EE4B0" ], [ "MONITOR_EE4B1_0", "VFRAME_EE4B1" ], [ "MONITOR_EE4B2_0", "VFRAME_EE4B2" ], [ "MONITOR_EE4B3_0", "VFRAME_EE4B3" ], [ "MONITOR_EE4BEG0_0", "VFRAME_EE4BEG0" ], [ "MONITOR_EE4BEG1_0", "VFRAME_EE4BEG1" ], [ "MONITOR_EE4BEG2_0", "VFRAME_EE4BEG2" ], [ "MONITOR_EE4BEG3_0", "VFRAME_EE4BEG3" ], [ "MONITOR_EE4C0_0", "VFRAME_EE4C0" ], [ "MONITOR_EE4C1_0", "VFRAME_EE4C1" ], [ "MONITOR_EE4C2_0", "VFRAME_EE4C2" ], [ "MONITOR_EE4C3_0", "VFRAME_EE4C3" ], [ "MONITOR_EL1BEG0_0", "VFRAME_EL1BEG0" ], [ "MONITOR_EL1BEG1_0", "VFRAME_EL1BEG1" ], [ "MONITOR_EL1BEG2_0", "VFRAME_EL1BEG2" ], [ "MONITOR_EL1BEG3_0", "VFRAME_EL1BEG3" ], [ "MONITOR_ER1BEG0_0", "VFRAME_ER1BEG0" ], [ "MONITOR_ER1BEG1_0", "VFRAME_ER1BEG1" ], [ "MONITOR_ER1BEG2_0", "VFRAME_ER1BEG2" ], [ "MONITOR_ER1BEG3_0", "VFRAME_ER1BEG3" ], [ "MONITOR_FAN0_0", "VFRAME_FAN0" ], [ "MONITOR_FAN1_0", "VFRAME_FAN1" ], [ "MONITOR_FAN2_0", "VFRAME_FAN2" ], [ "MONITOR_FAN3_0", "VFRAME_FAN3" ], [ "MONITOR_FAN4_0", "VFRAME_FAN4" ], [ "MONITOR_FAN5_0", "VFRAME_FAN5" ], [ "MONITOR_FAN6_0", "VFRAME_FAN6" ], [ "MONITOR_FAN7_0", "VFRAME_FAN7" ], [ "MONITOR_IMUX0_0", "VFRAME_IMUX0" ], [ "MONITOR_IMUX1_0", "VFRAME_IMUX1" ], [ "MONITOR_IMUX2_0", "VFRAME_IMUX2" ], [ "MONITOR_IMUX3_0", "VFRAME_IMUX3" ], [ "MONITOR_IMUX4_0", "VFRAME_IMUX4" ], [ "MONITOR_IMUX5_0", "VFRAME_IMUX5" ], [ "MONITOR_IMUX6_0", "VFRAME_IMUX6" ], [ "MONITOR_IMUX7_0", "VFRAME_IMUX7" ], [ "MONITOR_IMUX8_0", "VFRAME_IMUX8" ], [ "MONITOR_IMUX9_0", "VFRAME_IMUX9" ], [ "MONITOR_IMUX10_0", "VFRAME_IMUX10" ], [ "MONITOR_IMUX11_0", "VFRAME_IMUX11" ], [ "MONITOR_IMUX12_0", "VFRAME_IMUX12" ], [ "MONITOR_IMUX13_0", "VFRAME_IMUX13" ], [ "MONITOR_IMUX14_0", "VFRAME_IMUX14" ], [ "MONITOR_IMUX15_0", "VFRAME_IMUX15" ], [ "MONITOR_IMUX16_0", "VFRAME_IMUX16" ], [ "MONITOR_IMUX17_0", "VFRAME_IMUX17" ], [ "MONITOR_IMUX18_0", "VFRAME_IMUX18" ], [ "MONITOR_IMUX19_0", "VFRAME_IMUX19" ], [ "MONITOR_IMUX20_0", "VFRAME_IMUX20" ], [ "MONITOR_IMUX21_0", "VFRAME_IMUX21" ], [ "MONITOR_IMUX22_0", "VFRAME_IMUX22" ], [ "MONITOR_IMUX23_0", "VFRAME_IMUX23" ], [ "MONITOR_IMUX24_0", "VFRAME_IMUX24" ], [ "MONITOR_IMUX25_0", "VFRAME_IMUX25" ], [ "MONITOR_IMUX26_0", "VFRAME_IMUX26" ], [ "MONITOR_IMUX27_0", "VFRAME_IMUX27" ], [ "MONITOR_IMUX28_0", "VFRAME_IMUX28" ], [ "MONITOR_IMUX29_0", "VFRAME_IMUX29" ], [ "MONITOR_IMUX30_0", "VFRAME_IMUX30" ], [ "MONITOR_IMUX31_0", "VFRAME_IMUX31" ], [ "MONITOR_IMUX32_0", "VFRAME_IMUX32" ], [ "MONITOR_IMUX33_0", "VFRAME_IMUX33" ], [ "MONITOR_IMUX34_0", "VFRAME_IMUX34" ], [ "MONITOR_IMUX35_0", "VFRAME_IMUX35" ], [ "MONITOR_IMUX36_0", "VFRAME_IMUX36" ], [ "MONITOR_IMUX37_0", "VFRAME_IMUX37" ], [ "MONITOR_IMUX38_0", "VFRAME_IMUX38" ], [ "MONITOR_IMUX39_0", "VFRAME_IMUX39" ], [ "MONITOR_IMUX40_0", "VFRAME_IMUX40" ], [ "MONITOR_IMUX41_0", "VFRAME_IMUX41" ], [ "MONITOR_IMUX42_0", "VFRAME_IMUX42" ], [ "MONITOR_IMUX43_0", "VFRAME_IMUX43" ], [ "MONITOR_IMUX44_0", "VFRAME_IMUX44" ], [ "MONITOR_IMUX45_0", "VFRAME_IMUX45" ], [ "MONITOR_IMUX46_0", "VFRAME_IMUX46" ], [ "MONITOR_IMUX47_0", "VFRAME_IMUX47" ], [ "MONITOR_LH1_0", "VFRAME_LH1" ], [ "MONITOR_LH2_0", "VFRAME_LH2" ], [ "MONITOR_LH3_0", "VFRAME_LH3" ], [ "MONITOR_LH4_0", "VFRAME_LH4" ], [ "MONITOR_LH5_0", "VFRAME_LH5" ], [ "MONITOR_LH6_0", "VFRAME_LH6" ], [ "MONITOR_LH7_0", "VFRAME_LH7" ], [ "MONITOR_LH8_0", "VFRAME_LH8" ], [ "MONITOR_LH9_0", "VFRAME_LH9" ], [ "MONITOR_LH10_0", "VFRAME_LH10" ], [ "MONITOR_LH11_0", "VFRAME_LH11" ], [ "MONITOR_LH12_0", "VFRAME_LH12" ], [ "MONITOR_NE2A0_0", "VFRAME_NE2A0" ], [ "MONITOR_NE2A1_0", "VFRAME_NE2A1" ], [ "MONITOR_NE2A2_0", "VFRAME_NE2A2" ], [ "MONITOR_NE2A3_0", "VFRAME_NE2A3" ], [ "MONITOR_NE4BEG0_0", "VFRAME_NE4BEG0" ], [ "MONITOR_NE4BEG1_0", "VFRAME_NE4BEG1" ], [ "MONITOR_NE4BEG2_0", "VFRAME_NE4BEG2" ], [ "MONITOR_NE4BEG3_0", "VFRAME_NE4BEG3" ], [ "MONITOR_NE4C0_0", "VFRAME_NE4C0" ], [ "MONITOR_NE4C1_0", "VFRAME_NE4C1" ], [ "MONITOR_NE4C2_0", "VFRAME_NE4C2" ], [ "MONITOR_NE4C3_0", "VFRAME_NE4C3" ], [ "MONITOR_NW2A0_0", "VFRAME_NW2A0" ], [ "MONITOR_NW2A1_0", "VFRAME_NW2A1" ], [ "MONITOR_NW2A2_0", "VFRAME_NW2A2" ], [ "MONITOR_NW2A3_0", "VFRAME_NW2A3" ], [ "MONITOR_NW4A0_0", "VFRAME_NW4A0" ], [ "MONITOR_NW4A1_0", "VFRAME_NW4A1" ], [ "MONITOR_NW4A2_0", "VFRAME_NW4A2" ], [ "MONITOR_NW4A3_0", "VFRAME_NW4A3" ], [ "MONITOR_NW4END0_0", "VFRAME_NW4END0" ], [ "MONITOR_NW4END1_0", "VFRAME_NW4END1" ], [ "MONITOR_NW4END2_0", "VFRAME_NW4END2" ], [ "MONITOR_NW4END3_0", "VFRAME_NW4END3" ], [ "MONITOR_SE2A0_0", "VFRAME_SE2A0" ], [ "MONITOR_SE2A1_0", "VFRAME_SE2A1" ], [ "MONITOR_SE2A2_0", "VFRAME_SE2A2" ], [ "MONITOR_SE2A3_0", "VFRAME_SE2A3" ], [ "MONITOR_SE4BEG0_0", "VFRAME_SE4BEG0" ], [ "MONITOR_SE4BEG1_0", "VFRAME_SE4BEG1" ], [ "MONITOR_SE4BEG2_0", "VFRAME_SE4BEG2" ], [ "MONITOR_SE4BEG3_0", "VFRAME_SE4BEG3" ], [ "MONITOR_SE4C0_0", "VFRAME_SE4C0" ], [ "MONITOR_SE4C1_0", "VFRAME_SE4C1" ], [ "MONITOR_SE4C2_0", "VFRAME_SE4C2" ], [ "MONITOR_SE4C3_0", "VFRAME_SE4C3" ], [ "MONITOR_SW2A0_0", "VFRAME_SW2A0" ], [ "MONITOR_SW2A1_0", "VFRAME_SW2A1" ], [ "MONITOR_SW2A2_0", "VFRAME_SW2A2" ], [ "MONITOR_SW2A3_0", "VFRAME_SW2A3" ], [ "MONITOR_SW4A0_0", "VFRAME_SW4A0" ], [ "MONITOR_SW4A1_0", "VFRAME_SW4A1" ], [ "MONITOR_SW4A2_0", "VFRAME_SW4A2" ], [ "MONITOR_SW4A3_0", "VFRAME_SW4A3" ], [ "MONITOR_SW4END0_0", "VFRAME_SW4END0" ], [ "MONITOR_SW4END1_0", "VFRAME_SW4END1" ], [ "MONITOR_SW4END2_0", "VFRAME_SW4END2" ], [ "MONITOR_SW4END3_0", "VFRAME_SW4END3" ], [ "MONITOR_WL1END0_0", "VFRAME_WL1END0" ], [ "MONITOR_WL1END1_0", "VFRAME_WL1END1" ], [ "MONITOR_WL1END2_0", "VFRAME_WL1END2" ], [ "MONITOR_WL1END3_0", "VFRAME_WL1END3" ], [ "MONITOR_WR1END0_0", "VFRAME_WR1END0" ], [ "MONITOR_WR1END1_0", "VFRAME_WR1END1" ], [ "MONITOR_WR1END2_0", "VFRAME_WR1END2" ], [ "MONITOR_WR1END3_0", "VFRAME_WR1END3" ], [ "MONITOR_WW2A0_0", "VFRAME_WW2A0" ], [ "MONITOR_WW2A1_0", "VFRAME_WW2A1" ], [ "MONITOR_WW2A2_0", "VFRAME_WW2A2" ], [ "MONITOR_WW2A3_0", "VFRAME_WW2A3" ], [ "MONITOR_WW2END0_0", "VFRAME_WW2END0" ], [ "MONITOR_WW2END1_0", "VFRAME_WW2END1" ], [ "MONITOR_WW2END2_0", "VFRAME_WW2END2" ], [ "MONITOR_WW2END3_0", "VFRAME_WW2END3" ], [ "MONITOR_WW4A0_0", "VFRAME_WW4A0" ], [ "MONITOR_WW4A1_0", "VFRAME_WW4A1" ], [ "MONITOR_WW4A2_0", "VFRAME_WW4A2" ], [ "MONITOR_WW4A3_0", "VFRAME_WW4A3" ], [ "MONITOR_WW4B0_0", "VFRAME_WW4B0" ], [ "MONITOR_WW4B1_0", "VFRAME_WW4B1" ], [ "MONITOR_WW4B2_0", "VFRAME_WW4B2" ], [ "MONITOR_WW4B3_0", "VFRAME_WW4B3" ], [ "MONITOR_WW4C0_0", "VFRAME_WW4C0" ], [ "MONITOR_WW4C1_0", "VFRAME_WW4C1" ], [ "MONITOR_WW4C2_0", "VFRAME_WW4C2" ], [ "MONITOR_WW4C3_0", "VFRAME_WW4C3" ], [ "MONITOR_WW4END0_0", "VFRAME_WW4END0" ], [ "MONITOR_WW4END1_0", "VFRAME_WW4END1" ], [ "MONITOR_WW4END2_0", "VFRAME_WW4END2" ], [ "MONITOR_WW4END3_0", "VFRAME_WW4END3" ] ] }, { "grid_deltas": [ 5, -9 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_19", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_19", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_19", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_19", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_19", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_19", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_19", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_19", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_19", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_19", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_19", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_19", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_19", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_19", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_19", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_19", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_19", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_19", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_19", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_19", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_19", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_19", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_19", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_19", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_19", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_19", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_19", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_19", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_19", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_19", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_19", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_19", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_19", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_19", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_19", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_19", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_19", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_19", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_19", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_19", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_19", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_19", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_19", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_19", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_19", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_19", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_19", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_19", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_19", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_19", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_19", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_19", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_19", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_19", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_19", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_19", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_19", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_19", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_19", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_19", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_19", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_19", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_19", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_19", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_19", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_19", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_19", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_19", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_19", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_19", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_19", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_19", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_19", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_19", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_19", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_19", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_19", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_19", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_19", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_19", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_19", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_19", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_19", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_19", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_19", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_19", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_19", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_19", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_19", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_19", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_19", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_19", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_19", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_19", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_19", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_19", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_19", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_19", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_19", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_19", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_19", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_19", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_19", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_19", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_19", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_19", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_19", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_19", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_19", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_19", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_19", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_19", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_19", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_19", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_19", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_19", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_19", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_19", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_19", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_19", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_19", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_19", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_19", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_19", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_19", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_19", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_19", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_19", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_19", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_19", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_19", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_19", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_19", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_19", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_19", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_19", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_19", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_19", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_19", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_19", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_19", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_19", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_19", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_19", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_19", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_19", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_19", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_19", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -8 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_18", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_18", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_18", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_18", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_18", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_18", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_18", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_18", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_18", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_18", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_18", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_18", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_18", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_18", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_18", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_18", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_18", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_18", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_18", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_18", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_18", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_18", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_18", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_18", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_18", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_18", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_18", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_18", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_18", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_18", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_18", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_18", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_18", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_18", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_18", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_18", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_18", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_18", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_18", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_18", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_18", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_18", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_18", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_18", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_18", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_18", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_18", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_18", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_18", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_18", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_18", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_18", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_18", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_18", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_18", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_18", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_18", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_18", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_18", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_18", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_18", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_18", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_18", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_18", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_18", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_18", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_18", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_18", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_18", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_18", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_18", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_18", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_18", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_18", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_18", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_18", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_18", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_18", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_18", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_18", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_18", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_18", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_18", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_18", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_18", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_18", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_18", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_18", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_18", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_18", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_18", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_18", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_18", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_18", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_18", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_18", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_18", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_18", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_18", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_18", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_18", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_18", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_18", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_18", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_18", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_18", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_18", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_18", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_18", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_18", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_18", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_18", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_18", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_18", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_18", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_18", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_18", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_18", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_18", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_18", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_18", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_18", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_18", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_18", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_18", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_18", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_18", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_18", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_18", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_18", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_18", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_18", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_18", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_18", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_18", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_18", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_18", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_18", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_18", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_18", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_18", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_18", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_18", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_18", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_18", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_18", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -7 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_17", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_17", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_17", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_17", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_17", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_17", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_17", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_17", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_17", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_17", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_17", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_17", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_17", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_17", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_17", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_17", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_17", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_17", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_17", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_17", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_17", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_17", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_17", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_17", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_17", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_17", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_17", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_17", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_17", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_17", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_17", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_17", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_17", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_17", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_17", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_17", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_17", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_17", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_17", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_17", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_17", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_17", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_17", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_17", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_17", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_17", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_17", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_17", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_17", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_17", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_17", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_17", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_17", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_17", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_17", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_17", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_17", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_17", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_17", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_17", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_17", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_17", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_17", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_17", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_17", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_17", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_17", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_17", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_17", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_17", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_17", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_17", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_17", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_17", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_17", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_17", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_17", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_17", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_17", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_17", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_17", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_17", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_17", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_17", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_17", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_17", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_17", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_17", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_17", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_17", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_17", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_17", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_17", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_17", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_17", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_17", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_17", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_17", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_17", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_17", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_17", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_17", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_17", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_17", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_17", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_17", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_17", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_17", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_17", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_17", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_17", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_17", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_17", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_17", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_17", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_17", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_17", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_17", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_17", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_17", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_17", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_17", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_17", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_17", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_17", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_17", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_17", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_17", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_17", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_17", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_17", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_17", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_17", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_17", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_17", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_17", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_17", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_17", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_17", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_17", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_17", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_17", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_17", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_17", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_17", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_17", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_17", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_17", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -6 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_16", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_16", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_16", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_16", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_16", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_16", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_16", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_16", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_16", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_16", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_16", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_16", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_16", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_16", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_16", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_16", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_16", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_16", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_16", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_16", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_16", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_16", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_16", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_16", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_16", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_16", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_16", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_16", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_16", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_16", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_16", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_16", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_16", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_16", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_16", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_16", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_16", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_16", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_16", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_16", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_16", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_16", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_16", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_16", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_16", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_16", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_16", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_16", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_16", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_16", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_16", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_16", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_16", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_16", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_16", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_16", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_16", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_16", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_16", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_16", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_16", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_16", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_16", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_16", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_16", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_16", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_16", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_16", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_16", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_16", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_16", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_16", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_16", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_16", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_16", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_16", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_16", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_16", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_16", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_16", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_16", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_16", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_16", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_16", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_16", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_16", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_16", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_16", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_16", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_16", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_16", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_16", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_16", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_16", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_16", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_16", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_16", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_16", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_16", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_16", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_16", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_16", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_16", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_16", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_16", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_16", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_16", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_16", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_16", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_16", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_16", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_16", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_16", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_16", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_16", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_16", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_16", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_16", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_16", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_16", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_16", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_16", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_16", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_16", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_16", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_16", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_16", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_16", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_16", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_16", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_16", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_16", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_16", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_16", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_16", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_16", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_16", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_16", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_16", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_16", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_16", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_16", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_16", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_16", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_16", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_16", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -5 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_15", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_15", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_15", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_15", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_15", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_15", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_15", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_15", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_15", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_15", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_15", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_15", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_15", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_15", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_15", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_15", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_15", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_15", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_15", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_15", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_15", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_15", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_15", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_15", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_15", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_15", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_15", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_15", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_15", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_15", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_15", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_15", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_15", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_15", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_15", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_15", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_15", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_15", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_15", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_15", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_15", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_15", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_15", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_15", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_15", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_15", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_15", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_15", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_15", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_15", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_15", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_15", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_15", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_15", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_15", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_15", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_15", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_15", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_15", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_15", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_15", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_15", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_15", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_15", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_15", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_15", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_15", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_15", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_15", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_15", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_15", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_15", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_15", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_15", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_15", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_15", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_15", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_15", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_15", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_15", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_15", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_15", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_15", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_15", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_15", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_15", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_15", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_15", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_15", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_15", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_15", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_15", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_15", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_15", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_15", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_15", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_15", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_15", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_15", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_15", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_15", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_15", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_15", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_15", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_15", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_15", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_15", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_15", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_15", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_15", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_15", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_15", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_15", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_15", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_15", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_15", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_15", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_15", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_15", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_15", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_15", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_15", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_15", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_15", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_15", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_15", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_15", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_15", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_15", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_15", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_15", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_15", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_15", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_15", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_15", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_15", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_15", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_15", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_15", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_15", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_15", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_15", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_15", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_15", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_15", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_15", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_15", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_15", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -4 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_14", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_14", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_14", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_14", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_14", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_14", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_14", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_14", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_14", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_14", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_14", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_14", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_14", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_14", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_14", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_14", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_14", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_14", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_14", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_14", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_14", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_14", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_14", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_14", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_14", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_14", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_14", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_14", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_14", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_14", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_14", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_14", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_14", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_14", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_14", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_14", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_14", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_14", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_14", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_14", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_14", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_14", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_14", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_14", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_14", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_14", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_14", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_14", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_14", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_14", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_14", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_14", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_14", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_14", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_14", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_14", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_14", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_14", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_14", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_14", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_14", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_14", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_14", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_14", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_14", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_14", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_14", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_14", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_14", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_14", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_14", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_14", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_14", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_14", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_14", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_14", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_14", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_14", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_14", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_14", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_14", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_14", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_14", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_14", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_14", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_14", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_14", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_14", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_14", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_14", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_14", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_14", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_14", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_14", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_14", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_14", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_14", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_14", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_14", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_14", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_14", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_14", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_14", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_14", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_14", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_14", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_14", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_14", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_14", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_14", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_14", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_14", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_14", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_14", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_14", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_14", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_14", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_14", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_14", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_14", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_14", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_14", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_14", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_14", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_14", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_14", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_14", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_14", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_14", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_14", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_14", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_14", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_14", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_14", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_14", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_14", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_14", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_14", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_14", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_14", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_14", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_14", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_14", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_14", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_14", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_14", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -3 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_13", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_13", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_13", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_13", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_13", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_13", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_13", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_13", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_13", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_13", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_13", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_13", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_13", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_13", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_13", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_13", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_13", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_13", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_13", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_13", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_13", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_13", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_13", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_13", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_13", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_13", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_13", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_13", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_13", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_13", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_13", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_13", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_13", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_13", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_13", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_13", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_13", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_13", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_13", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_13", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_13", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_13", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_13", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_13", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_13", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_13", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_13", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_13", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_13", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_13", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_13", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_13", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_13", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_13", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_13", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_13", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_13", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_13", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_13", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_13", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_13", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_13", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_13", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_13", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_13", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_13", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_13", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_13", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_13", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_13", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_13", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_13", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_13", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_13", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_13", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_13", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_13", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_13", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_13", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_13", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_13", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_13", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_13", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_13", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_13", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_13", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_13", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_13", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_13", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_13", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_13", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_13", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_13", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_13", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_13", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_13", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_13", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_13", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_13", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_13", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_13", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_13", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_13", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_13", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_13", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_13", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_13", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_13", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_13", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_13", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_13", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_13", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_13", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_13", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_13", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_13", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_13", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_13", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_13", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_13", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_13", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_13", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_13", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_13", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_13", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_13", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_13", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_13", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_13", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_13", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_13", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_13", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_13", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_13", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_13", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_13", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_13", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_13", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_13", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_13", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_13", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_13", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_13", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_13", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_13", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_13", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_13", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_13", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -2 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_12", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_12", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_12", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_12", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_12", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_12", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_12", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_12", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_12", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_12", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_12", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_12", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_12", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_12", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_12", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_12", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_12", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_12", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_12", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_12", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_12", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_12", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_12", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_12", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_12", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_12", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_12", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_12", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_12", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_12", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_12", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_12", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_12", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_12", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_12", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_12", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_12", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_12", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_12", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_12", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_12", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_12", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_12", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_12", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_12", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_12", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_12", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_12", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_12", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_12", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_12", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_12", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_12", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_12", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_12", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_12", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_12", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_12", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_12", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_12", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_12", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_12", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_12", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_12", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_12", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_12", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_12", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_12", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_12", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_12", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_12", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_12", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_12", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_12", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_12", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_12", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_12", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_12", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_12", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_12", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_12", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_12", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_12", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_12", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_12", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_12", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_12", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_12", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_12", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_12", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_12", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_12", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_12", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_12", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_12", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_12", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_12", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_12", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_12", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_12", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_12", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_12", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_12", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_12", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_12", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_12", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_12", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_12", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_12", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_12", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_12", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_12", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_12", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_12", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_12", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_12", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_12", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_12", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_12", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_12", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_12", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_12", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_12", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_12", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_12", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_12", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_12", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_12", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_12", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_12", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_12", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_12", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_12", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_12", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_12", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_12", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_12", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_12", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_12", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_12", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_12", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_12", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_12", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_12", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_12", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_12", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, -1 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_11", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_11", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_11", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_11", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_11", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_11", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_11", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_11", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_11", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_11", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_11", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_11", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_11", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_11", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_11", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_11", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_11", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_11", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_11", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_11", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_11", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_11", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_11", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_11", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_11", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_11", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_11", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_11", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_11", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_11", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_11", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_11", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_11", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_11", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_11", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_11", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_11", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_11", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_11", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_11", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_11", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_11", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_11", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_11", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_11", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_11", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_11", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_11", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_11", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_11", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_11", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_11", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_11", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_11", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_11", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_11", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_11", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_11", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_11", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_11", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_11", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_11", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_11", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_11", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_11", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_11", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_11", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_11", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_11", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_11", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_11", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_11", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_11", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_11", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_11", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_11", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_11", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_11", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_11", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_11", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_11", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_11", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_11", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_11", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_11", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_11", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_11", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_11", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_11", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_11", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_11", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_11", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_11", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_11", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_11", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_11", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_11", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_11", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_11", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_11", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_11", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_11", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_11", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_11", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_11", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_11", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_11", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_11", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_11", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_11", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_11", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_11", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_11", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_11", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_11", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_11", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_11", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_11", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_11", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_11", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_11", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_11", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_11", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_11", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_11", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_11", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_11", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_11", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_11", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_11", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_11", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_11", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_11", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_11", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_11", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_11", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_11", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_11", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_11", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_11", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_11", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_11", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_11", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_11", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_11", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_11", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_11", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_11", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 0 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_10", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_10", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_10", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_10", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_10", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_10", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_10", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_10", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_10", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_10", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_10", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_10", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_10", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_10", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_10", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_10", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_10", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_10", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_10", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_10", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_10", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_10", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_10", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_10", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_10", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_10", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_10", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_10", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_10", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_10", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_10", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_10", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_10", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_10", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_10", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_10", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_10", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_10", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_10", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_10", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_10", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_10", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_10", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_10", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_10", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_10", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_10", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_10", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_10", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_10", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_10", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_10", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_10", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_10", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_10", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_10", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_10", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_10", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_10", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_10", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_10", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_10", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_10", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_10", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_10", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_10", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_10", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_10", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_10", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_10", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_10", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_10", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_10", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_10", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_10", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_10", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_10", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_10", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_10", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_10", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_10", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_10", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_10", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_10", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_10", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_10", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_10", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_10", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_10", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_10", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_10", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_10", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_10", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_10", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_10", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_10", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_10", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_10", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_10", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_10", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_10", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_10", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_10", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_10", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_10", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_10", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_10", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_10", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_10", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_10", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_10", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_10", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_10", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_10", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_10", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_10", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_10", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_10", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_10", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_10", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_10", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_10", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_10", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_10", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_10", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_10", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_10", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_10", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_10", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_10", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_10", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_10", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_10", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_10", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_10", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_10", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_10", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_10", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_10", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_10", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_10", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_10", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_10", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_10", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_10", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_10", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 1 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_9", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_9", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_9", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_9", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_9", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_9", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_9", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_9", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_9", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_9", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_9", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_9", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_9", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_9", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_9", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_9", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_9", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_9", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_9", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_9", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_9", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_9", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_9", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_9", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_9", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_9", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_9", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_9", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_9", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_9", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_9", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_9", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_9", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_9", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_9", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_9", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_9", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_9", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_9", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_9", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_9", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_9", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_9", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_9", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_9", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_9", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_9", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_9", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_9", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_9", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_9", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_9", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_9", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_9", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_9", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_9", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_9", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_9", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_9", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_9", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_9", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_9", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_9", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_9", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_9", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_9", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_9", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_9", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_9", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_9", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_9", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_9", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_9", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_9", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_9", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_9", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_9", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_9", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_9", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_9", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_9", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_9", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_9", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_9", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_9", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_9", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_9", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_9", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_9", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_9", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_9", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_9", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_9", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_9", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_9", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_9", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_9", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_9", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_9", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_9", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_9", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_9", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_9", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_9", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_9", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_9", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_9", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_9", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_9", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_9", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_9", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_9", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_9", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_9", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_9", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_9", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_9", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_9", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_9", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_9", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_9", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_9", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_9", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_9", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_9", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_9", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_9", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_9", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_9", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_9", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_9", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_9", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_9", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_9", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_9", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_9", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_9", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_9", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_9", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_9", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_9", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_9", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_9", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_9", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_9", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_9", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_9", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_9", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 2 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_8", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_8", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_8", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_8", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_8", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_8", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_8", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_8", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_8", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_8", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_8", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_8", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_8", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_8", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_8", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_8", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_8", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_8", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_8", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_8", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_8", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_8", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_8", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_8", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_8", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_8", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_8", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_8", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_8", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_8", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_8", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_8", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_8", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_8", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_8", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_8", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_8", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_8", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_8", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_8", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_8", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_8", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_8", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_8", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_8", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_8", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_8", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_8", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_8", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_8", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_8", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_8", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_8", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_8", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_8", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_8", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_8", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_8", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_8", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_8", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_8", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_8", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_8", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_8", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_8", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_8", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_8", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_8", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_8", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_8", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_8", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_8", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_8", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_8", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_8", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_8", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_8", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_8", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_8", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_8", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_8", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_8", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_8", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_8", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_8", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_8", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_8", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_8", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_8", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_8", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_8", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_8", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_8", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_8", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_8", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_8", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_8", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_8", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_8", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_8", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_8", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_8", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_8", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_8", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_8", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_8", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_8", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_8", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_8", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_8", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_8", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_8", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_8", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_8", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_8", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_8", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_8", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_8", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_8", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_8", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_8", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_8", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_8", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_8", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_8", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_8", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_8", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_8", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_8", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_8", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_8", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_8", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_8", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_8", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_8", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_8", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_8", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_8", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_8", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_8", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_8", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_8", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_8", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_8", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_8", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_8", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 3 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_7", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_7", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_7", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_7", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_7", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_7", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_7", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_7", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_7", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_7", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_7", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_7", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_7", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_7", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_7", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_7", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_7", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_7", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_7", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_7", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_7", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_7", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_7", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_7", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_7", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_7", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_7", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_7", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_7", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_7", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_7", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_7", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_7", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_7", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_7", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_7", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_7", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_7", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_7", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_7", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_7", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_7", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_7", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_7", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_7", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_7", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_7", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_7", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_7", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_7", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_7", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_7", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_7", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_7", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_7", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_7", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_7", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_7", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_7", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_7", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_7", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_7", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_7", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_7", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_7", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_7", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_7", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_7", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_7", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_7", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_7", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_7", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_7", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_7", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_7", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_7", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_7", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_7", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_7", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_7", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_7", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_7", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_7", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_7", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_7", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_7", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_7", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_7", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_7", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_7", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_7", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_7", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_7", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_7", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_7", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_7", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_7", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_7", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_7", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_7", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_7", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_7", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_7", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_7", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_7", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_7", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_7", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_7", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_7", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_7", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_7", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_7", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_7", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_7", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_7", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_7", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_7", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_7", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_7", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_7", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_7", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_7", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_7", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_7", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_7", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_7", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_7", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_7", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_7", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_7", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_7", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_7", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_7", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_7", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_7", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_7", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_7", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_7", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_7", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_7", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_7", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_7", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_7", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_7", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_7", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_7", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_7", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_7", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 4 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_6", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_6", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_6", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_6", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_6", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_6", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_6", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_6", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_6", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_6", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_6", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_6", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_6", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_6", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_6", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_6", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_6", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_6", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_6", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_6", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_6", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_6", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_6", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_6", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_6", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_6", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_6", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_6", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_6", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_6", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_6", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_6", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_6", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_6", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_6", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 5 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_5", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_5", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_5", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_5", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_5", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_5", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_5", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_5", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_5", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_5", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_5", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_5", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_5", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_5", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_5", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_5", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_5", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_5", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_5", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_5", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_5", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_5", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_5", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_5", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_5", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_5", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_5", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_5", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_5", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_5", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_5", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_5", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_5", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_5", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_5", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_5", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 6 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_4", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_4", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_4", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_4", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_4", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_4", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_4", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_4", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_4", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_4", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_4", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_4", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_4", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_4", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_4", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_4", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_4", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_4", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_4", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_4", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_4", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_4", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_4", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_4", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_4", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_4", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_4", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_4", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_4", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_4", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_4", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_4", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_4", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_4", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 7 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_3", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_3", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_3", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_3", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_3", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_3", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_3", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_3", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_3", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_3", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_3", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_3", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_3", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_3", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_3", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_3", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_3", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_3", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_3", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_3", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_3", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_3", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_3", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_3", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_3", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_3", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_3", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_3", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_3", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_3", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_3", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_3", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_3", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_3", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_3", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_3", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 8 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_2", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_2", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_2", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_2", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_2", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_2", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_2", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_2", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_2", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_2", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_2", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_2", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_2", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_2", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_2", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_2", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_2", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_2", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_2", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_2", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_2", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_2", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_2", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_2", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_2", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_2", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_2", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_2", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_2", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_2", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_2", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_2", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_2", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_2", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 9 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_1", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_1", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_1", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_1", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_1", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_1", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_1", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_1", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_1", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_1", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_1", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_1", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_1", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_1", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_1", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_1", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_1", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_1", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_1", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_1", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_1", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_1", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_1", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_1", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_1", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_1", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_1", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_1", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_1", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_1", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_1", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_1", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_1", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_1", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 5, 10 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_L" ], "wire_pairs": [ [ "PCIE_BYP0_L_0", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_L_0", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_L_0", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_L_0", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_L_0", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_L_0", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_L_0", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_L_0", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_L_0", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_L_0", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_L_0", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_L_0", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_L_0", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_L_0", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_L_0", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_L_0", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_L_0", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_L_0", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_L_0", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_L_0", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT0" ], [ "PCIE_IMUX1_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT1" ], [ "PCIE_IMUX2_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT2" ], [ "PCIE_IMUX3_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT3" ], [ "PCIE_IMUX4_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT4" ], [ "PCIE_IMUX5_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT5" ], [ "PCIE_IMUX6_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT6" ], [ "PCIE_IMUX7_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT7" ], [ "PCIE_IMUX8_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT8" ], [ "PCIE_IMUX9_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT9" ], [ "PCIE_IMUX10_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT10" ], [ "PCIE_IMUX11_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT11" ], [ "PCIE_IMUX12_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT12" ], [ "PCIE_IMUX13_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT13" ], [ "PCIE_IMUX14_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT14" ], [ "PCIE_IMUX15_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT15" ], [ "PCIE_IMUX16_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT16" ], [ "PCIE_IMUX17_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT17" ], [ "PCIE_IMUX18_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT18" ], [ "PCIE_IMUX19_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT19" ], [ "PCIE_IMUX20_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT20" ], [ "PCIE_IMUX21_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT21" ], [ "PCIE_IMUX22_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT22" ], [ "PCIE_IMUX23_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT23" ], [ "PCIE_IMUX24_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT24" ], [ "PCIE_IMUX25_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT25" ], [ "PCIE_IMUX26_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT26" ], [ "PCIE_IMUX27_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT27" ], [ "PCIE_IMUX28_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT28" ], [ "PCIE_IMUX29_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT29" ], [ "PCIE_IMUX30_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT30" ], [ "PCIE_IMUX31_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT31" ], [ "PCIE_IMUX32_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT32" ], [ "PCIE_IMUX33_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT33" ], [ "PCIE_IMUX34_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT34" ], [ "PCIE_IMUX35_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT35" ], [ "PCIE_IMUX36_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT36" ], [ "PCIE_IMUX37_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT37" ], [ "PCIE_IMUX38_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT38" ], [ "PCIE_IMUX39_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT39" ], [ "PCIE_IMUX40_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT40" ], [ "PCIE_IMUX41_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT41" ], [ "PCIE_IMUX42_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT42" ], [ "PCIE_IMUX43_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT43" ], [ "PCIE_IMUX44_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT44" ], [ "PCIE_IMUX45_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT45" ], [ "PCIE_IMUX46_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT46" ], [ "PCIE_IMUX47_L_0", "PCIE_INT_INTERFACE_IMUX_L_OUT47" ], [ "PCIE_LH1_0", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_0", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_0", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_0", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_0", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_0", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_0", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_0", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_0", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_0", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_0", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_0", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B0" ], [ "PCIE_LOGIC_OUTS_B1_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B1" ], [ "PCIE_LOGIC_OUTS_B2_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B2" ], [ "PCIE_LOGIC_OUTS_B3_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B3" ], [ "PCIE_LOGIC_OUTS_B4_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B4" ], [ "PCIE_LOGIC_OUTS_B5_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B5" ], [ "PCIE_LOGIC_OUTS_B6_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B6" ], [ "PCIE_LOGIC_OUTS_B7_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B7" ], [ "PCIE_LOGIC_OUTS_B8_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B8" ], [ "PCIE_LOGIC_OUTS_B9_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B9" ], [ "PCIE_LOGIC_OUTS_B10_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B10" ], [ "PCIE_LOGIC_OUTS_B11_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B11" ], [ "PCIE_LOGIC_OUTS_B12_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B12" ], [ "PCIE_LOGIC_OUTS_B13_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B13" ], [ "PCIE_LOGIC_OUTS_B14_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B14" ], [ "PCIE_LOGIC_OUTS_B15_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B15" ], [ "PCIE_LOGIC_OUTS_B16_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B16" ], [ "PCIE_LOGIC_OUTS_B17_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B17" ], [ "PCIE_LOGIC_OUTS_B18_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B18" ], [ "PCIE_LOGIC_OUTS_B19_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B19" ], [ "PCIE_LOGIC_OUTS_B20_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B20" ], [ "PCIE_LOGIC_OUTS_B21_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B21" ], [ "PCIE_LOGIC_OUTS_B22_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B22" ], [ "PCIE_LOGIC_OUTS_B23_L_0", "INT_INTERFACE_LOGIC_OUTS_L_B23" ], [ "PCIE_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -9 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_19", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_19", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_19", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_19", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_19", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_19", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_19", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_19", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_19", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_19", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_19", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_19", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_19", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_19", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_19", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_19", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_19", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_19", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_19", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_19", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_19", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_19", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_19", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_19", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_19", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_19", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_19", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_19", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_19", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_19", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_19", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_19", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_19", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_19", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_19", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_19", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_19", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_19", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_19", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_19", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_19", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_19", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_19", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_19", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_19", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_19", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_19", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_19", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_19", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_19", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_19", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_19", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_19", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_19", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_19", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_19", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_19", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_19", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_19", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_19", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_19", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_19", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_19", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_19", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_19", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_19", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_19", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_19", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_19", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_19", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_19", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_19", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_19", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_19", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_19", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_19", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_19", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_19", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_19", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_19", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_19", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_19", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_19", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_19", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_19", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_19", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_19", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_19", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_19", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_19", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_19", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_19", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_19", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_19", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_19", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_19", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_19", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_19", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_19", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_19", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_19", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_19", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_19", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_19", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_19", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_19", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_19", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_19", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_19", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_19", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_19", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_19", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_19", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_19", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_19", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_19", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_19", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_19", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_19", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_19", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_19", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_19", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_19", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_19", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_19", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_19", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_19", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_19", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_19", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_19", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_19", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_19", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_19", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_19", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_19", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_19", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_19", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_19", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_19", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_19", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_19", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_19", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_19", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_19", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_19", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_19", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_19", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_19", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_19", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_19", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_19", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_19", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_19", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_19", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_19", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_19", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_19", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_19", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_19", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_19", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_19", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_19", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_19", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_19", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_19", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_19", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_19", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_19", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_19", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_19", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_19", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_19", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_19", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_19", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_19", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_19", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_19", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_19", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_19", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_19", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_19", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_19", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_19", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_19", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_19", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_19", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_19", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_19", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_19", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_19", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_19", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_19", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_19", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_19", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_19", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_19", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_19", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_19", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_19", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_19", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_19", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_19", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_19", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_19", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_19", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_19", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_19", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_19", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_19", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_19", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_19", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_19", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_19", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_19", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_19", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_19", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_19", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_19", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -8 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_18", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_18", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_18", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_18", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_18", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_18", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_18", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_18", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_18", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_18", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_18", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_18", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_18", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_18", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_18", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_18", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_18", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_18", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_18", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_18", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_18", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_18", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_18", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_18", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_18", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_18", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_18", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_18", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_18", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_18", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_18", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_18", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_18", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_18", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_18", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_18", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_18", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_18", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_18", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_18", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_18", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_18", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_18", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_18", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_18", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_18", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_18", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_18", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_18", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_18", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_18", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_18", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_18", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_18", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_18", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_18", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_18", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_18", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_18", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_18", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_18", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_18", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_18", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_18", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_18", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_18", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_18", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_18", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_18", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_18", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_18", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_18", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_18", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_18", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_18", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_18", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_18", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_18", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_18", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_18", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_18", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_18", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_18", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_18", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_18", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_18", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_18", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_18", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_18", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_18", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_18", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_18", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_18", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_18", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_18", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_18", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_18", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_18", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_18", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_18", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_18", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_18", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_18", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_18", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_18", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_18", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_18", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_18", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_18", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_18", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_18", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_18", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_18", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_18", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_18", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_18", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_18", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_18", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_18", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_18", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_18", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_18", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_18", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_18", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_18", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_18", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_18", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_18", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_18", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_18", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_18", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_18", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_18", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_18", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_18", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_18", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_18", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_18", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_18", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_18", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_18", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_18", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_18", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_18", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_18", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_18", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_18", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_18", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_18", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_18", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_18", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_18", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_18", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_18", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_18", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_18", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_18", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_18", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_18", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_18", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_18", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_18", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_18", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_18", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_18", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_18", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_18", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_18", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_18", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_18", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_18", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_18", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_18", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_18", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_18", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_18", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_18", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_18", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_18", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_18", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_18", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_18", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_18", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_18", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_18", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_18", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_18", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_18", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_18", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_18", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_18", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_18", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_18", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_18", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_18", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_18", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_18", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_18", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_18", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_18", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_18", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_18", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_18", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_18", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_18", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_18", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_18", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_18", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_18", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_18", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_18", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_18", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_18", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_18", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_18", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_18", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -7 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_17", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_17", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_17", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_17", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_17", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_17", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_17", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_17", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_17", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_17", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_17", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_17", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_17", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_17", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_17", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_17", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_17", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_17", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_17", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_17", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_17", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_17", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_17", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_17", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_17", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_17", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_17", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_17", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_17", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_17", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_17", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_17", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_17", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_17", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_17", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_17", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_17", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_17", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_17", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_17", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_17", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_17", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_17", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_17", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_17", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_17", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_17", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_17", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_17", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_17", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_17", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_17", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_17", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_17", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_17", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_17", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_17", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_17", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_17", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_17", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_17", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_17", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_17", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_17", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_17", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_17", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_17", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_17", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_17", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_17", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_17", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_17", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_17", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_17", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_17", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_17", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_17", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_17", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_17", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_17", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_17", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_17", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_17", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_17", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_17", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_17", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_17", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_17", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_17", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_17", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_17", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_17", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_17", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_17", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_17", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_17", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_17", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_17", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_17", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_17", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_17", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_17", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_17", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_17", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_17", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_17", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_17", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_17", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_17", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_17", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_17", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_17", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_17", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_17", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_17", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_17", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_17", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_17", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_17", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_17", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_17", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_17", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_17", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_17", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_17", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_17", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_17", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_17", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_17", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_17", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_17", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_17", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_17", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_17", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_17", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_17", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_17", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_17", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_17", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_17", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_17", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_17", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_17", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_17", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_17", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_17", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_17", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_17", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_17", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_17", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_17", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_17", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_17", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_17", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_17", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_17", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_17", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_17", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_17", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_17", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_17", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_17", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_17", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_17", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_17", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_17", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_17", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_17", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_17", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_17", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_17", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_17", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_17", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_17", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_17", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_17", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_17", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_17", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_17", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_17", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_17", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_17", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_17", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_17", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_17", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_17", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_17", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_17", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_17", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_17", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_17", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_17", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_17", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_17", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_17", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_17", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_17", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_17", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_17", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_17", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_17", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_17", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_17", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_17", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_17", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_17", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_17", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_17", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_17", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_17", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_17", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_17", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_17", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_17", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_17", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_17", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_17", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_17", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -6 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_16", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_16", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_16", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_16", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_16", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_16", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_16", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_16", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_16", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_16", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_16", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_16", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_16", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_16", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_16", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_16", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_16", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_16", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_16", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_16", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_16", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_16", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_16", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_16", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_16", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_16", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_16", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_16", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_16", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_16", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_16", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_16", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_16", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_16", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_16", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_16", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_16", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_16", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_16", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_16", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_16", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_16", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_16", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_16", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_16", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_16", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_16", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_16", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_16", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_16", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_16", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_16", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_16", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_16", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_16", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_16", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_16", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_16", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_16", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_16", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_16", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_16", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_16", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_16", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_16", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_16", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_16", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_16", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_16", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_16", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_16", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_16", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_16", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_16", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_16", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_16", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_16", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_16", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_16", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_16", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_16", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_16", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_16", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_16", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_16", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_16", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_16", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_16", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_16", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_16", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_16", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_16", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_16", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_16", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_16", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_16", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_16", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_16", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_16", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_16", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_16", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_16", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_16", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_16", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_16", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_16", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_16", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_16", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_16", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_16", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_16", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_16", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_16", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_16", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_16", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_16", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_16", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_16", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_16", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_16", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_16", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_16", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_16", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_16", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_16", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_16", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_16", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_16", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_16", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_16", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_16", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_16", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_16", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_16", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_16", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_16", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_16", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_16", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_16", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_16", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_16", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_16", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_16", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_16", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_16", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_16", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_16", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_16", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_16", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_16", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_16", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_16", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_16", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_16", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_16", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_16", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_16", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_16", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_16", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_16", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_16", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_16", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_16", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_16", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_16", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_16", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_16", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_16", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_16", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_16", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_16", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_16", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_16", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_16", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_16", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_16", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_16", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_16", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_16", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_16", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_16", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_16", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_16", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_16", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_16", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_16", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_16", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_16", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_16", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_16", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_16", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_16", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_16", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_16", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_16", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_16", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_16", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_16", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_16", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_16", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_16", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_16", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_16", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_16", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_16", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_16", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_16", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_16", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_16", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_16", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_16", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_16", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_16", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_16", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_16", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_16", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -5 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_15", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_15", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_15", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_15", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_15", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_15", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_15", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_15", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_15", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_15", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_15", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_15", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_15", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_15", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_15", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_15", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_15", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_15", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_15", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_15", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_15", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_15", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_15", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_15", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_15", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_15", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_15", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_15", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_15", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_15", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_15", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_15", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_15", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_15", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_15", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_15", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_15", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_15", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_15", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_15", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_15", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_15", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_15", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_15", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_15", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_15", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_15", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_15", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_15", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_15", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_15", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_15", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_15", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_15", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_15", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_15", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_15", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_15", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_15", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_15", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_15", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_15", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_15", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_15", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_15", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_15", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_15", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_15", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_15", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_15", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_15", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_15", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_15", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_15", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_15", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_15", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_15", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_15", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_15", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_15", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_15", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_15", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_15", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_15", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_15", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_15", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_15", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_15", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_15", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_15", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_15", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_15", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_15", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_15", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_15", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_15", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_15", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_15", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_15", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_15", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_15", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_15", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_15", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_15", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_15", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_15", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_15", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_15", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_15", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_15", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_15", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_15", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_15", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_15", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_15", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_15", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_15", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_15", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_15", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_15", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_15", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_15", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_15", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_15", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_15", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_15", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_15", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_15", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_15", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_15", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_15", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_15", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_15", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_15", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_15", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_15", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_15", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_15", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_15", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_15", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_15", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_15", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_15", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_15", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_15", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_15", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_15", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_15", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_15", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_15", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_15", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_15", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_15", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_15", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_15", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_15", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_15", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_15", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_15", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_15", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_15", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_15", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_15", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_15", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_15", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_15", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_15", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_15", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_15", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_15", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_15", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_15", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_15", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_15", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_15", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_15", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_15", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_15", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_15", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_15", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_15", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_15", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_15", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_15", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_15", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_15", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_15", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_15", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_15", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_15", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_15", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_15", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_15", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_15", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_15", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_15", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_15", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_15", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_15", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_15", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_15", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_15", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_15", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_15", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_15", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_15", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_15", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_15", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_15", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_15", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_15", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_15", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_15", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_15", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_15", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_15", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_15", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_15", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -4 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_14", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_14", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_14", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_14", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_14", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_14", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_14", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_14", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_14", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_14", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_14", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_14", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_14", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_14", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_14", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_14", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_14", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_14", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_14", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_14", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_14", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_14", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_14", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_14", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_14", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_14", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_14", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_14", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_14", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_14", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_14", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_14", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_14", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_14", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_14", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_14", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_14", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_14", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_14", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_14", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_14", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_14", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_14", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_14", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_14", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_14", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_14", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_14", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_14", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_14", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_14", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_14", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_14", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_14", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_14", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_14", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_14", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_14", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_14", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_14", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_14", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_14", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_14", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_14", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_14", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_14", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_14", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_14", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_14", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_14", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_14", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_14", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_14", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_14", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_14", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_14", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_14", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_14", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_14", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_14", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_14", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_14", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_14", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_14", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_14", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_14", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_14", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_14", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_14", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_14", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_14", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_14", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_14", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_14", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_14", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_14", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_14", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_14", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_14", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_14", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_14", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_14", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_14", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_14", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_14", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_14", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_14", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_14", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_14", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_14", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_14", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_14", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_14", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_14", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_14", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_14", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_14", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_14", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_14", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_14", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_14", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_14", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_14", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_14", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_14", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_14", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_14", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_14", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_14", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_14", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_14", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_14", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_14", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_14", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_14", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_14", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_14", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_14", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_14", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_14", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_14", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_14", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_14", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_14", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_14", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_14", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_14", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_14", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_14", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_14", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_14", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_14", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_14", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_14", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_14", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_14", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_14", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_14", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_14", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_14", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_14", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_14", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_14", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_14", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_14", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_14", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_14", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_14", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_14", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_14", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_14", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_14", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_14", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_14", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_14", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_14", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_14", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_14", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_14", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_14", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_14", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_14", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_14", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_14", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_14", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_14", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_14", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_14", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_14", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_14", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_14", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_14", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_14", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_14", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_14", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_14", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_14", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_14", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_14", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_14", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_14", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_14", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_14", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_14", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_14", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_14", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_14", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_14", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_14", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_14", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_14", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_14", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_14", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_14", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_14", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_14", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -3 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_13", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_13", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_13", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_13", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_13", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_13", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_13", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_13", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_13", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_13", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_13", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_13", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_13", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_13", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_13", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_13", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_13", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_13", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_13", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_13", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_13", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_13", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_13", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_13", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_13", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_13", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_13", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_13", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_13", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_13", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_13", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_13", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_13", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_13", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_13", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_13", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_13", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_13", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_13", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_13", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_13", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_13", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_13", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_13", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_13", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_13", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_13", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_13", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_13", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_13", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_13", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_13", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_13", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_13", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_13", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_13", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_13", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_13", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_13", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_13", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_13", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_13", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_13", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_13", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_13", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_13", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_13", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_13", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_13", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_13", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_13", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_13", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_13", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_13", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_13", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_13", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_13", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_13", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_13", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_13", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_13", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_13", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_13", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_13", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_13", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_13", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_13", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_13", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_13", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_13", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_13", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_13", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_13", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_13", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_13", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_13", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_13", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_13", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_13", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_13", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_13", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_13", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_13", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_13", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_13", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_13", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_13", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_13", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_13", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_13", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_13", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_13", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_13", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_13", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_13", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_13", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_13", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_13", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_13", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_13", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_13", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_13", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_13", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_13", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_13", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_13", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_13", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_13", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_13", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_13", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_13", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_13", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_13", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_13", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_13", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_13", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_13", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_13", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_13", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_13", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_13", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_13", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_13", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_13", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_13", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_13", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_13", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_13", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_13", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_13", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_13", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_13", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_13", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_13", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_13", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_13", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_13", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_13", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_13", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_13", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_13", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_13", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_13", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_13", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_13", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_13", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_13", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_13", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_13", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_13", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_13", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_13", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_13", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_13", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_13", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_13", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_13", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_13", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_13", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_13", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_13", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_13", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_13", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_13", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_13", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_13", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_13", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_13", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_13", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_13", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_13", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_13", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_13", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_13", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_13", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_13", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_13", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_13", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_13", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_13", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_13", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_13", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_13", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_13", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_13", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_13", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_13", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_13", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_13", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_13", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_13", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_13", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_13", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_13", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_13", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_13", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_13", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_13", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -2 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_12", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_12", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_12", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_12", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_12", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_12", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_12", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_12", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_12", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_12", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_12", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_12", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_12", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_12", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_12", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_12", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_12", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_12", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_12", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_12", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_12", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_12", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_12", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_12", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_12", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_12", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_12", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_12", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_12", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_12", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_12", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_12", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_12", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_12", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_12", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_12", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_12", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_12", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_12", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_12", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_12", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_12", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_12", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_12", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_12", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_12", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_12", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_12", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_12", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_12", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_12", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_12", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_12", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_12", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_12", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_12", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_12", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_12", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_12", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_12", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_12", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_12", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_12", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_12", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_12", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_12", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_12", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_12", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_12", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_12", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_12", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_12", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_12", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_12", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_12", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_12", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_12", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_12", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_12", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_12", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_12", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_12", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_12", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_12", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_12", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_12", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_12", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_12", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_12", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_12", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_12", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_12", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_12", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_12", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_12", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_12", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_12", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_12", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_12", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_12", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_12", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_12", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_12", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_12", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_12", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_12", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_12", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_12", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_12", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_12", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_12", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_12", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_12", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_12", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_12", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_12", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_12", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_12", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_12", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_12", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_12", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_12", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_12", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_12", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_12", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_12", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_12", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_12", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_12", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_12", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_12", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_12", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_12", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_12", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_12", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_12", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_12", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_12", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_12", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_12", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_12", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_12", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_12", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_12", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_12", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_12", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_12", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_12", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_12", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_12", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_12", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_12", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_12", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_12", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_12", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_12", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_12", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_12", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_12", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_12", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_12", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_12", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_12", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_12", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_12", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_12", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_12", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_12", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_12", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_12", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_12", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_12", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_12", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_12", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_12", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_12", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_12", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_12", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_12", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_12", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_12", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_12", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_12", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_12", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_12", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_12", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_12", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_12", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_12", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_12", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_12", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_12", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_12", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_12", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_12", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_12", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_12", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_12", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_12", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_12", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_12", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_12", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_12", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_12", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_12", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_12", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_12", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_12", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_12", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_12", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_12", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_12", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_12", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_12", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_12", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_12", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_11", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_11", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_11", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_11", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_11", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_11", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_11", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_11", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_11", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_11", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_11", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_11", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_11", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_11", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_11", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_11", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_11", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_11", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_11", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_11", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_11", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_11", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_11", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_11", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_11", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_11", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_11", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_11", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_11", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_11", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_11", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_11", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_11", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_11", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_11", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_11", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_11", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_11", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_11", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_11", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_11", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_11", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_11", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_11", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_11", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_11", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_11", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_11", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_11", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_11", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_11", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_11", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_11", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_11", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_11", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_11", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_11", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_11", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_11", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_11", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_11", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_11", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_11", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_11", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_11", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_11", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_11", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_11", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_11", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_11", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_11", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_11", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_11", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_11", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_11", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_11", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_11", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_11", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_11", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_11", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_11", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_11", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_11", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_11", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_11", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_11", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_11", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_11", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_11", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_11", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_11", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_11", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_11", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_11", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_11", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_11", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_11", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_11", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_11", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_11", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_11", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_11", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_11", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_11", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_11", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_11", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_11", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_11", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_11", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_11", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_11", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_11", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_11", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_11", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_11", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_11", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_11", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_11", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_11", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_11", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_11", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_11", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_11", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_11", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_11", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_11", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_11", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_11", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_11", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_11", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_11", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_11", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_11", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_11", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_11", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_11", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_11", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_11", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_11", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_11", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_11", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_11", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_11", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_11", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_11", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_11", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_11", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_11", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_11", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_11", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_11", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_11", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_11", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_11", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_11", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_11", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_11", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_11", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_11", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_11", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_11", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_11", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_11", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_11", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_11", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_11", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_11", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_11", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_11", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_11", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_11", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_11", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_11", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_11", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_11", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_11", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_11", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_11", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_11", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_11", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_11", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_11", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_11", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_11", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_11", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_11", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_11", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_11", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_11", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_11", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_11", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_11", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_11", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_11", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_11", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_11", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_11", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_11", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_11", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_11", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_11", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_11", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_11", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_11", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_11", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_11", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_11", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_11", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_11", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_11", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_11", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_11", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_11", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_11", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_11", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_11", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_11", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_11", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_10", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_10", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_10", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_10", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_10", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_10", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_10", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_10", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_10", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_10", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_10", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_10", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_10", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_10", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_10", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_10", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_10", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_10", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_10", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_10", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_10", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_10", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_10", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_10", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_10", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_10", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_10", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_10", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_10", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_10", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_10", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_10", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_10", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_10", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_10", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_10", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_10", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_10", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_10", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_10", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_10", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_10", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_10", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_10", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_10", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_10", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_10", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_10", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_10", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_10", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_10", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_10", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_10", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_10", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_10", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_10", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_10", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_10", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_10", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_10", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_10", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_10", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_10", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_10", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_10", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_10", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_10", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_10", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_10", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_10", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_10", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_10", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_10", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_10", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_10", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_10", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_10", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_10", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_10", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_10", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_10", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_10", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_10", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_10", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_10", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_10", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_10", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_10", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_10", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_10", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_10", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_10", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_10", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_10", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_10", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_10", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_10", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_10", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_10", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_10", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_10", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_10", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_10", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_10", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_10", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_10", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_10", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_10", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_10", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_10", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_10", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_10", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_10", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_10", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_10", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_10", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_10", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_10", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_10", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_10", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_10", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_10", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_10", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_10", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_10", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_10", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_10", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_10", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_10", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_10", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_10", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_10", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_10", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_10", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_10", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_10", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_10", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_10", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_10", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_10", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_10", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_10", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_10", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_10", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_10", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_10", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_10", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_10", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_10", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_10", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_10", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_10", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_10", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_10", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_10", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_10", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_10", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_10", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_10", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_10", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_10", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_10", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_10", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_10", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_10", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_10", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_10", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_10", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_10", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_10", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_10", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_10", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_10", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_10", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_10", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_10", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_10", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_10", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_10", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_10", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_10", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_10", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_10", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_10", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_10", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_10", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_10", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_10", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_10", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_10", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_10", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_10", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_10", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_10", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_10", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_10", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_10", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_10", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_10", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_10", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_10", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_10", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_10", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_10", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_10", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_10", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_10", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_10", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_10", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_10", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_10", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_10", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_10", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_10", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_10", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_10", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 1 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_9", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_9", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_9", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_9", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_9", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_9", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_9", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_9", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_9", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_9", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_9", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_9", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_9", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_9", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_9", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_9", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_9", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_9", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_9", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_9", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_9", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_9", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_9", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_9", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_9", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_9", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_9", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_9", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_9", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_9", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_9", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_9", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_9", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_9", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_9", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_9", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_9", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_9", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_9", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_9", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_9", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_9", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_9", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_9", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_9", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_9", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_9", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_9", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_9", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_9", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_9", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_9", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_9", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_9", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_9", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_9", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_9", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_9", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_9", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_9", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_9", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_9", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_9", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_9", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_9", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_9", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_9", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_9", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_9", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_9", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_9", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_9", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_9", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_9", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_9", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_9", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_9", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_9", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_9", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_9", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_9", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_9", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_9", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_9", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_9", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_9", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_9", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_9", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_9", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_9", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_9", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_9", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_9", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_9", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_9", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_9", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_9", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_9", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_9", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_9", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_9", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_9", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_9", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_9", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_9", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_9", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_9", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_9", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_9", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_9", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_9", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_9", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_9", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_9", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_9", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_9", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_9", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_9", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_9", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_9", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_9", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_9", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_9", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_9", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_9", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_9", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_9", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_9", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_9", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_9", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_9", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_9", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_9", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_9", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_9", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_9", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_9", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_9", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_9", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_9", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_9", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_9", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_9", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_9", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_9", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_9", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_9", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_9", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_9", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_9", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_9", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_9", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_9", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_9", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_9", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_9", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_9", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_9", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_9", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_9", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_9", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_9", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_9", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_9", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_9", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_9", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_9", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_9", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_9", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_9", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_9", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_9", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_9", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_9", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_9", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_9", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_9", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_9", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_9", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_9", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_9", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_9", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_9", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_9", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_9", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_9", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_9", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_9", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_9", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_9", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_9", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_9", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_9", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_9", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_9", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_9", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_9", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_9", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_9", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_9", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_9", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_9", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_9", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_9", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_9", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_9", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_9", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_9", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_9", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_9", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_9", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_9", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_9", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_9", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_9", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_9", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_9", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_9", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 2 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_8", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_8", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_8", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_8", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_8", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_8", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_8", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_8", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_8", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_8", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_8", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_8", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_8", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_8", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_8", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_8", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_8", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_8", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_8", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_8", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_8", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_8", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_8", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_8", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_8", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_8", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_8", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_8", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_8", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_8", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_8", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_8", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_8", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_8", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_8", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_8", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_8", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_8", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_8", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_8", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_8", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_8", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_8", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_8", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_8", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_8", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_8", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_8", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_8", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_8", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_8", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_8", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_8", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_8", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_8", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_8", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_8", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_8", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_8", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_8", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_8", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_8", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_8", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_8", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_8", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_8", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_8", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_8", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_8", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_8", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_8", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_8", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_8", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_8", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_8", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_8", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_8", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_8", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_8", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_8", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_8", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_8", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_8", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_8", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_8", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_8", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_8", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_8", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_8", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_8", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_8", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_8", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_8", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_8", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_8", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_8", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_8", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_8", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_8", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_8", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_8", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_8", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_8", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_8", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_8", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_8", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_8", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_8", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_8", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_8", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_8", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_8", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_8", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_8", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_8", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_8", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_8", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_8", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_8", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_8", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_8", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_8", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_8", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_8", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_8", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_8", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_8", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_8", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_8", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_8", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_8", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_8", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_8", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_8", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_8", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_8", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_8", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_8", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_8", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_8", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_8", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_8", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_8", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_8", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_8", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_8", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_8", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_8", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_8", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_8", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_8", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_8", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_8", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_8", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_8", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_8", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_8", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_8", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_8", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_8", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_8", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_8", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_8", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_8", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_8", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_8", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_8", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_8", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_8", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_8", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_8", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_8", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_8", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_8", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_8", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_8", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_8", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_8", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_8", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_8", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_8", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_8", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_8", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_8", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_8", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_8", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_8", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_8", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_8", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_8", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_8", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_8", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_8", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_8", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_8", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_8", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_8", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_8", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_8", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_8", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_8", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_8", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_8", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_8", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_8", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_8", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_8", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_8", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_8", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_8", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_8", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_8", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_8", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_8", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_8", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_8", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 3 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_7", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_7", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_7", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_7", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_7", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_7", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_7", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_7", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_7", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_7", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_7", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_7", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_7", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_7", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_7", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_7", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_7", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_7", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_7", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_7", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_7", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_7", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_7", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_7", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_7", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_7", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_7", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_7", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_7", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_7", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_7", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_7", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_7", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_7", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_7", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_7", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_7", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_7", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_7", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_7", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_7", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_7", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_7", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_7", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_7", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_7", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_7", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_7", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_7", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_7", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_7", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_7", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_7", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_7", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_7", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_7", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_7", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_7", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_7", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_7", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_7", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_7", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_7", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_7", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_7", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_7", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_7", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_7", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_7", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_7", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_7", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_7", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_7", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_7", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_7", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_7", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_7", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_7", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_7", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_7", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_7", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_7", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_7", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_7", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_7", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_7", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_7", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_7", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_7", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_7", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_7", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_7", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_7", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_7", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_7", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_7", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_7", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_7", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_7", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_7", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_7", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_7", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_7", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_7", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_7", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_7", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_7", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_7", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_7", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_7", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_7", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_7", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_7", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_7", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_7", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_7", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_7", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_7", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_7", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_7", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_7", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_7", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_7", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_7", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_7", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_7", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_7", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_7", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_7", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_7", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_7", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_7", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_7", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_7", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_7", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_7", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_7", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_7", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_7", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_7", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_7", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_7", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_7", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_7", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_7", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_7", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_7", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_7", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_7", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_7", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_7", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_7", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_7", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_7", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_7", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_7", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_7", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_7", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_7", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_7", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_7", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_7", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_7", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_7", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_7", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_7", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_7", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_7", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_7", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_7", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_7", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_7", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_7", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_7", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_7", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_7", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_7", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_7", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_7", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_7", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_7", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_7", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_7", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_7", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_7", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_7", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_7", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_7", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_7", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_7", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_7", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_7", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_7", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_7", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_7", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_7", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_7", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_7", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_7", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_7", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_7", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_7", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_7", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_7", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_7", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_7", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_7", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_7", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_7", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_7", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_7", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_7", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_7", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_7", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_7", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_7", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_7", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_7", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 4 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_6", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_6", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_6", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_6", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_6", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_6", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_6", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_6", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_6", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_6", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_6", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_6", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_6", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_6", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_6", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_6", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_6", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_6", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_6", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_6", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_6", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_6", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_6", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_6", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_6", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_6", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_6", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_6", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_6", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_6", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_6", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_6", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_6", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_6", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_6", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_6", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_6", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_6", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_6", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_6", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_6", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_6", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_6", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_6", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_6", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_6", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_6", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_6", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_6", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_6", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_6", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_6", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_6", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_6", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_6", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_6", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_6", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_6", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_6", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_6", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_6", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_6", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_6", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_6", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_6", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_6", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_6", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_6", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_6", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_6", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_6", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_6", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_6", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_6", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_6", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_6", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_6", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_6", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_6", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_6", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_6", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_6", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_6", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_6", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_6", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_6", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_6", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_6", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_6", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_6", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_6", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_6", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_6", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_6", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_6", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_6", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_6", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_6", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_6", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_6", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_6", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_6", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_6", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_6", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_6", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_6", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_6", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_6", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_6", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_6", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_6", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_6", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_6", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_6", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_6", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_6", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_6", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_6", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_6", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_6", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_6", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_6", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_6", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_6", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_6", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_6", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_6", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_6", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_6", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_6", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_6", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_6", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_6", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_6", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_6", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_6", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_6", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_6", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_6", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_6", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_6", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_6", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_6", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_6", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_6", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_6", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_6", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_6", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_6", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_6", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_6", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_6", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_6", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_6", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_6", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_6", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_6", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_6", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_6", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_6", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_6", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_6", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_6", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_6", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_6", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_6", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_6", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_6", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_6", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_6", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_6", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_6", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_6", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_6", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_6", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_6", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_6", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_6", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_6", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_6", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_6", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_6", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_6", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_6", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_6", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_6", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_6", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_6", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_6", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_6", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_6", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_6", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_6", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_6", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_6", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_6", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_6", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_6", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_6", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_6", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_6", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_6", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_6", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_6", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_6", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_6", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_6", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_6", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_6", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_6", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_6", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_6", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_6", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_6", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_6", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_6", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 5 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_5", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_5", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_5", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_5", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_5", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_5", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_5", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_5", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_5", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_5", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_5", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_5", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_5", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_5", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_5", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_5", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_5", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_5", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_5", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_5", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_5", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_5", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_5", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_5", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_5", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_5", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_5", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_5", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_5", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_5", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_5", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_5", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_5", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_5", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_5", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_5", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_5", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_5", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_5", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_5", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_5", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_5", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_5", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_5", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_5", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_5", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_5", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_5", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_5", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_5", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_5", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_5", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_5", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_5", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_5", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_5", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_5", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_5", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_5", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_5", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_5", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_5", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_5", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_5", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_5", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_5", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_5", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_5", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_5", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_5", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_5", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_5", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_5", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_5", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_5", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_5", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_5", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_5", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_5", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_5", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_5", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_5", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_5", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_5", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_5", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_5", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_5", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_5", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_5", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_5", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_5", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_5", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_5", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_5", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_5", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_5", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_5", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_5", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_5", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_5", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_5", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_5", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_5", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_5", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_5", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_5", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_5", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_5", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_5", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_5", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_5", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_5", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_5", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_5", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_5", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_5", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_5", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_5", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_5", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_5", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_5", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_5", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_5", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_5", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_5", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_5", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_5", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_5", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_5", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_5", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_5", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_5", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_5", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_5", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_5", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_5", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_5", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_5", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_5", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_5", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_5", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_5", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_5", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_5", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_5", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_5", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_5", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_5", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_5", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_5", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_5", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_5", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_5", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_5", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_5", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_5", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_5", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_5", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_5", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_5", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_5", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_5", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_5", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_5", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_5", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_5", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_5", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_5", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_5", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_5", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_5", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_5", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_5", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_5", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_5", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_5", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_5", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_5", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_5", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_5", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_5", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_5", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_5", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_5", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_5", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_5", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_5", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_5", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_5", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_5", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_5", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_5", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_5", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_5", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_5", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_5", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_5", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_5", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_5", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_5", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_5", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_5", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_5", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_5", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_5", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_5", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_5", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_5", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_5", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_5", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_5", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_5", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_5", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_5", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_5", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_5", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_5", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_5", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 6 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_4", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_4", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_4", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_4", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_4", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_4", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_4", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_4", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_4", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_4", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_4", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_4", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_4", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_4", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_4", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_4", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_4", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_4", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_4", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_4", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_4", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_4", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_4", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_4", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_4", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_4", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_4", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_4", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_4", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_4", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_4", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_4", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_4", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_4", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_4", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_4", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_4", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_4", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_4", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_4", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_4", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_4", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_4", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_4", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_4", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_4", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_4", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_4", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_4", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_4", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_4", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_4", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_4", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_4", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_4", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_4", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_4", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_4", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_4", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_4", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_4", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_4", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_4", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_4", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_4", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_4", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_4", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_4", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_4", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_4", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_4", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_4", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_4", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_4", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_4", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_4", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_4", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_4", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_4", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_4", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_4", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_4", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_4", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_4", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_4", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_4", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_4", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_4", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_4", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_4", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_4", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_4", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_4", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_4", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_4", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_4", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_4", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_4", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_4", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_4", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_4", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_4", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_4", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_4", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_4", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_4", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_4", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_4", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_4", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_4", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_4", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_4", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_4", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_4", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_4", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_4", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_4", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_4", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_4", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_4", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_4", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_4", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_4", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_4", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_4", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_4", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_4", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_4", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_4", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_4", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_4", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_4", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_4", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_4", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_4", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_4", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_4", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_4", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_4", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_4", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_4", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_4", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_4", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_4", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_4", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_4", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_4", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_4", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_4", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_4", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_4", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_4", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_4", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_4", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_4", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_4", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_4", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_4", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_4", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_4", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_4", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_4", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_4", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_4", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_4", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_4", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_4", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_4", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_4", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_4", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_4", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_4", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_4", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_4", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_4", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_4", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_4", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_4", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_4", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_4", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_4", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_4", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_4", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_4", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_4", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_4", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_4", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_4", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_4", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_4", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_4", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_4", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_4", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_4", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_4", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_4", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_4", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_4", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_4", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_4", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_4", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_4", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_4", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_4", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_4", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_4", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_4", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_4", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_4", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_4", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_4", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_4", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_4", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_4", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_4", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_4", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 7 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_3", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_3", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_3", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_3", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_3", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_3", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_3", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_3", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_3", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_3", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_3", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_3", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_3", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_3", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_3", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_3", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_3", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_3", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_3", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_3", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_3", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_3", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_3", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_3", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_3", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_3", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_3", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_3", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_3", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_3", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_3", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_3", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_3", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_3", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_3", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_3", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_3", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_3", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_3", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_3", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_3", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_3", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_3", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_3", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_3", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_3", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_3", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_3", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_3", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_3", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_3", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_3", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_3", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_3", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_3", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_3", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_3", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_3", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_3", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_3", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_3", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_3", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_3", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_3", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_3", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_3", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_3", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_3", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_3", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_3", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_3", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_3", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_3", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_3", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_3", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_3", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_3", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_3", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_3", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_3", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_3", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_3", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_3", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_3", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_3", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_3", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_3", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_3", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_3", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_3", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_3", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_3", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_3", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_3", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_3", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_3", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_3", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_3", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_3", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_3", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_3", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_3", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_3", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_3", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_3", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_3", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_3", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_3", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_3", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_3", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_3", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_3", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_3", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_3", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_3", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_3", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_3", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_3", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_3", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_3", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_3", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_3", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_3", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_3", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_3", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_3", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_3", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_3", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_3", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_3", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_3", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_3", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_3", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_3", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_3", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_3", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_3", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_3", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_3", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_3", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_3", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_3", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_3", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_3", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_3", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_3", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_3", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_3", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_3", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_3", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_3", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_3", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_3", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_3", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_3", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_3", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_3", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_3", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_3", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_3", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_3", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_3", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_3", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_3", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_3", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_3", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_3", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_3", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_3", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_3", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_3", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_3", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_3", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_3", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_3", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_3", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_3", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_3", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_3", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_3", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_3", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_3", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_3", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_3", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_3", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_3", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_3", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_3", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_3", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_3", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_3", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_3", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_3", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_3", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_3", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_3", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_3", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_3", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_3", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_3", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_3", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_3", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_3", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_3", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_3", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_3", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_3", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_3", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_3", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_3", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_3", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_3", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_3", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_3", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_3", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_3", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_3", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_3", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 8 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_2", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_2", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_2", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_2", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_2", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_2", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_2", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_2", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_2", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_2", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_2", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_2", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_2", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_2", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_2", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_2", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_2", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_2", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_2", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_2", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_2", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_2", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_2", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_2", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_2", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_2", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_2", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_2", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_2", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_2", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_2", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_2", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_2", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_2", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_2", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_2", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_2", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_2", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_2", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_2", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_2", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_2", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_2", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_2", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_2", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_2", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_2", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_2", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_2", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_2", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_2", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_2", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_2", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_2", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_2", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_2", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_2", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_2", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_2", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_2", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_2", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_2", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_2", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_2", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_2", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_2", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_2", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_2", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_2", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_2", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_2", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_2", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_2", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_2", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_2", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_2", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_2", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_2", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_2", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_2", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_2", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_2", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_2", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_2", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_2", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_2", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_2", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_2", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_2", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_2", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_2", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_2", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_2", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_2", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_2", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_2", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_2", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_2", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_2", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_2", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_2", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_2", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_2", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_2", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_2", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_2", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_2", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_2", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_2", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_2", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_2", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_2", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_2", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_2", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_2", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_2", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_2", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_2", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_2", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_2", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_2", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_2", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_2", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_2", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_2", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_2", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_2", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_2", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_2", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_2", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_2", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_2", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_2", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_2", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_2", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_2", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_2", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_2", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_2", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_2", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_2", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_2", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_2", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_2", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_2", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_2", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_2", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_2", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_2", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_2", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_2", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_2", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_2", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_2", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_2", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_2", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_2", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_2", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_2", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_2", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_2", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_2", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_2", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_2", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_2", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_2", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_2", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_2", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_2", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_2", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_2", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_2", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_2", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_2", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_2", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_2", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_2", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_2", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_2", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_2", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_2", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_2", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_2", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_2", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_2", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_2", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_2", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_2", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_2", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_2", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_2", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_2", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_2", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_2", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_2", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_2", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_2", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_2", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_2", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_2", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_2", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_2", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_2", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_2", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_2", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_2", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_2", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_2", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_2", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_2", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_2", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_2", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_2", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_2", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_2", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_2", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 9 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_1", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_1", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_1", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_1", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_1", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_1", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_1", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_1", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_1", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_1", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_1", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_1", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_1", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_1", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_1", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_1", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_1", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_1", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_1", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_1", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_1", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_1", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_1", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_1", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_1", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_1", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_1", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_1", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_1", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_1", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_1", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_1", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_1", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_1", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_1", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_1", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_1", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_1", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_1", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_1", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_1", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_1", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_1", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_1", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_1", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_1", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_1", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_1", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_1", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_1", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_1", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_1", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_1", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_1", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_1", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_1", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_1", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_1", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_1", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_1", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_1", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_1", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_1", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_1", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_1", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_1", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_1", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_1", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_1", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_1", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_1", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_1", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_1", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_1", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_1", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_1", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_1", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_1", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_1", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_1", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_1", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_1", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_1", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_1", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_1", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_1", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_1", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_1", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_1", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_1", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_1", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_1", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_1", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_1", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_1", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_1", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_1", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_1", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_1", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_1", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_1", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_1", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_1", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_1", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_1", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_1", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_1", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_1", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_1", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_1", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_1", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_1", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_1", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_1", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_1", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_1", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_1", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_1", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_1", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_1", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_1", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_1", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_1", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_1", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_1", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_1", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_1", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_1", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_1", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_1", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_1", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_1", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_1", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_1", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_1", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_1", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_MONITOR_N_1", "INT_INTERFACE_MONITOR_N" ], [ "PCIE_MONITOR_P_1", "INT_INTERFACE_MONITOR_P" ], [ "PCIE_NE2A0_1", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_1", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_1", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_1", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_1", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_1", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_1", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_1", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_1", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_1", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_1", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_1", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_1", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_1", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_1", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_1", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_1", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_1", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_1", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_1", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_1", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_1", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_1", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_1", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_1", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_1", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_1", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_1", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_1", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_1", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_1", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_1", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_1", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_1", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_1", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_1", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_1", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_1", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_1", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_1", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_1", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_1", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_1", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_1", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_1", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_1", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_1", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_1", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_1", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_1", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_1", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_1", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_1", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_1", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_1", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_1", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_1", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_1", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_1", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_1", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_1", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_1", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_1", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_1", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_1", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_1", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_1", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_1", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_1", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_1", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_1", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_1", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_1", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_1", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_1", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_1", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_1", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_1", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_1", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_1", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ -1, 10 ], "tile_types": [ "PCIE_BOT", "PCIE_INT_INTERFACE_R" ], "wire_pairs": [ [ "PCIE_BYP0_R_0", "INT_INTERFACE_BYP0" ], [ "PCIE_BYP1_R_0", "INT_INTERFACE_BYP1" ], [ "PCIE_BYP2_R_0", "INT_INTERFACE_BYP2" ], [ "PCIE_BYP3_R_0", "INT_INTERFACE_BYP3" ], [ "PCIE_BYP4_R_0", "INT_INTERFACE_BYP4" ], [ "PCIE_BYP5_R_0", "INT_INTERFACE_BYP5" ], [ "PCIE_BYP6_R_0", "INT_INTERFACE_BYP6" ], [ "PCIE_BYP7_R_0", "INT_INTERFACE_BYP7" ], [ "PCIE_CLK0_R_0", "INT_INTERFACE_CLK0" ], [ "PCIE_CLK1_R_0", "INT_INTERFACE_CLK1" ], [ "PCIE_CTRL0_R_0", "INT_INTERFACE_CTRL0" ], [ "PCIE_CTRL1_R_0", "INT_INTERFACE_CTRL1" ], [ "PCIE_EE2A0_0", "INT_INTERFACE_EE2A0" ], [ "PCIE_EE2A1_0", "INT_INTERFACE_EE2A1" ], [ "PCIE_EE2A2_0", "INT_INTERFACE_EE2A2" ], [ "PCIE_EE2A3_0", "INT_INTERFACE_EE2A3" ], [ "PCIE_EE2BEG0_0", "INT_INTERFACE_EE2BEG0" ], [ "PCIE_EE2BEG1_0", "INT_INTERFACE_EE2BEG1" ], [ "PCIE_EE2BEG2_0", "INT_INTERFACE_EE2BEG2" ], [ "PCIE_EE2BEG3_0", "INT_INTERFACE_EE2BEG3" ], [ "PCIE_EE4A0_0", "INT_INTERFACE_EE4A0" ], [ "PCIE_EE4A1_0", "INT_INTERFACE_EE4A1" ], [ "PCIE_EE4A2_0", "INT_INTERFACE_EE4A2" ], [ "PCIE_EE4A3_0", "INT_INTERFACE_EE4A3" ], [ "PCIE_EE4B0_0", "INT_INTERFACE_EE4B0" ], [ "PCIE_EE4B1_0", "INT_INTERFACE_EE4B1" ], [ "PCIE_EE4B2_0", "INT_INTERFACE_EE4B2" ], [ "PCIE_EE4B3_0", "INT_INTERFACE_EE4B3" ], [ "PCIE_EE4BEG0_0", "INT_INTERFACE_EE4BEG0" ], [ "PCIE_EE4BEG1_0", "INT_INTERFACE_EE4BEG1" ], [ "PCIE_EE4BEG2_0", "INT_INTERFACE_EE4BEG2" ], [ "PCIE_EE4BEG3_0", "INT_INTERFACE_EE4BEG3" ], [ "PCIE_EE4C0_0", "INT_INTERFACE_EE4C0" ], [ "PCIE_EE4C1_0", "INT_INTERFACE_EE4C1" ], [ "PCIE_EE4C2_0", "INT_INTERFACE_EE4C2" ], [ "PCIE_EE4C3_0", "INT_INTERFACE_EE4C3" ], [ "PCIE_EL1BEG0_0", "INT_INTERFACE_EL1BEG0" ], [ "PCIE_EL1BEG1_0", "INT_INTERFACE_EL1BEG1" ], [ "PCIE_EL1BEG2_0", "INT_INTERFACE_EL1BEG2" ], [ "PCIE_EL1BEG3_0", "INT_INTERFACE_EL1BEG3" ], [ "PCIE_ER1BEG0_0", "INT_INTERFACE_ER1BEG0" ], [ "PCIE_ER1BEG1_0", "INT_INTERFACE_ER1BEG1" ], [ "PCIE_ER1BEG2_0", "INT_INTERFACE_ER1BEG2" ], [ "PCIE_ER1BEG3_0", "INT_INTERFACE_ER1BEG3" ], [ "PCIE_FAN0_R_0", "INT_INTERFACE_FAN0" ], [ "PCIE_FAN1_R_0", "INT_INTERFACE_FAN1" ], [ "PCIE_FAN2_R_0", "INT_INTERFACE_FAN2" ], [ "PCIE_FAN3_R_0", "INT_INTERFACE_FAN3" ], [ "PCIE_FAN4_R_0", "INT_INTERFACE_FAN4" ], [ "PCIE_FAN5_R_0", "INT_INTERFACE_FAN5" ], [ "PCIE_FAN6_R_0", "INT_INTERFACE_FAN6" ], [ "PCIE_FAN7_R_0", "INT_INTERFACE_FAN7" ], [ "PCIE_IMUX0_R_0", "PCIE_INT_INTERFACE_IMUX_OUT0" ], [ "PCIE_IMUX1_R_0", "PCIE_INT_INTERFACE_IMUX_OUT1" ], [ "PCIE_IMUX2_R_0", "PCIE_INT_INTERFACE_IMUX_OUT2" ], [ "PCIE_IMUX3_R_0", "PCIE_INT_INTERFACE_IMUX_OUT3" ], [ "PCIE_IMUX4_R_0", "PCIE_INT_INTERFACE_IMUX_OUT4" ], [ "PCIE_IMUX5_R_0", "PCIE_INT_INTERFACE_IMUX_OUT5" ], [ "PCIE_IMUX6_R_0", "PCIE_INT_INTERFACE_IMUX_OUT6" ], [ "PCIE_IMUX7_R_0", "PCIE_INT_INTERFACE_IMUX_OUT7" ], [ "PCIE_IMUX8_R_0", "PCIE_INT_INTERFACE_IMUX_OUT8" ], [ "PCIE_IMUX9_R_0", "PCIE_INT_INTERFACE_IMUX_OUT9" ], [ "PCIE_IMUX10_R_0", "PCIE_INT_INTERFACE_IMUX_OUT10" ], [ "PCIE_IMUX11_R_0", "PCIE_INT_INTERFACE_IMUX_OUT11" ], [ "PCIE_IMUX12_R_0", "PCIE_INT_INTERFACE_IMUX_OUT12" ], [ "PCIE_IMUX13_R_0", "PCIE_INT_INTERFACE_IMUX_OUT13" ], [ "PCIE_IMUX14_R_0", "PCIE_INT_INTERFACE_IMUX_OUT14" ], [ "PCIE_IMUX15_R_0", "PCIE_INT_INTERFACE_IMUX_OUT15" ], [ "PCIE_IMUX16_R_0", "PCIE_INT_INTERFACE_IMUX_OUT16" ], [ "PCIE_IMUX17_R_0", "PCIE_INT_INTERFACE_IMUX_OUT17" ], [ "PCIE_IMUX18_R_0", "PCIE_INT_INTERFACE_IMUX_OUT18" ], [ "PCIE_IMUX19_R_0", "PCIE_INT_INTERFACE_IMUX_OUT19" ], [ "PCIE_IMUX20_R_0", "PCIE_INT_INTERFACE_IMUX_OUT20" ], [ "PCIE_IMUX21_R_0", "PCIE_INT_INTERFACE_IMUX_OUT21" ], [ "PCIE_IMUX22_R_0", "PCIE_INT_INTERFACE_IMUX_OUT22" ], [ "PCIE_IMUX23_R_0", "PCIE_INT_INTERFACE_IMUX_OUT23" ], [ "PCIE_IMUX24_R_0", "PCIE_INT_INTERFACE_IMUX_OUT24" ], [ "PCIE_IMUX25_R_0", "PCIE_INT_INTERFACE_IMUX_OUT25" ], [ "PCIE_IMUX26_R_0", "PCIE_INT_INTERFACE_IMUX_OUT26" ], [ "PCIE_IMUX27_R_0", "PCIE_INT_INTERFACE_IMUX_OUT27" ], [ "PCIE_IMUX28_R_0", "PCIE_INT_INTERFACE_IMUX_OUT28" ], [ "PCIE_IMUX29_R_0", "PCIE_INT_INTERFACE_IMUX_OUT29" ], [ "PCIE_IMUX30_R_0", "PCIE_INT_INTERFACE_IMUX_OUT30" ], [ "PCIE_IMUX31_R_0", "PCIE_INT_INTERFACE_IMUX_OUT31" ], [ "PCIE_IMUX32_R_0", "PCIE_INT_INTERFACE_IMUX_OUT32" ], [ "PCIE_IMUX33_R_0", "PCIE_INT_INTERFACE_IMUX_OUT33" ], [ "PCIE_IMUX34_R_0", "PCIE_INT_INTERFACE_IMUX_OUT34" ], [ "PCIE_IMUX35_R_0", "PCIE_INT_INTERFACE_IMUX_OUT35" ], [ "PCIE_IMUX36_R_0", "PCIE_INT_INTERFACE_IMUX_OUT36" ], [ "PCIE_IMUX37_R_0", "PCIE_INT_INTERFACE_IMUX_OUT37" ], [ "PCIE_IMUX38_R_0", "PCIE_INT_INTERFACE_IMUX_OUT38" ], [ "PCIE_IMUX39_R_0", "PCIE_INT_INTERFACE_IMUX_OUT39" ], [ "PCIE_IMUX40_R_0", "PCIE_INT_INTERFACE_IMUX_OUT40" ], [ "PCIE_IMUX41_R_0", "PCIE_INT_INTERFACE_IMUX_OUT41" ], [ "PCIE_IMUX42_R_0", "PCIE_INT_INTERFACE_IMUX_OUT42" ], [ "PCIE_IMUX43_R_0", "PCIE_INT_INTERFACE_IMUX_OUT43" ], [ "PCIE_IMUX44_R_0", "PCIE_INT_INTERFACE_IMUX_OUT44" ], [ "PCIE_IMUX45_R_0", "PCIE_INT_INTERFACE_IMUX_OUT45" ], [ "PCIE_IMUX46_R_0", "PCIE_INT_INTERFACE_IMUX_OUT46" ], [ "PCIE_IMUX47_R_0", "PCIE_INT_INTERFACE_IMUX_OUT47" ], [ "PCIE_LH1_0", "INT_INTERFACE_LH1" ], [ "PCIE_LH2_0", "INT_INTERFACE_LH2" ], [ "PCIE_LH3_0", "INT_INTERFACE_LH3" ], [ "PCIE_LH4_0", "INT_INTERFACE_LH4" ], [ "PCIE_LH5_0", "INT_INTERFACE_LH5" ], [ "PCIE_LH6_0", "INT_INTERFACE_LH6" ], [ "PCIE_LH7_0", "INT_INTERFACE_LH7" ], [ "PCIE_LH8_0", "INT_INTERFACE_LH8" ], [ "PCIE_LH9_0", "INT_INTERFACE_LH9" ], [ "PCIE_LH10_0", "INT_INTERFACE_LH10" ], [ "PCIE_LH11_0", "INT_INTERFACE_LH11" ], [ "PCIE_LH12_0", "INT_INTERFACE_LH12" ], [ "PCIE_LOGIC_OUTS_B0_R_0", "INT_INTERFACE_LOGIC_OUTS_B0" ], [ "PCIE_LOGIC_OUTS_B1_R_0", "INT_INTERFACE_LOGIC_OUTS_B1" ], [ "PCIE_LOGIC_OUTS_B2_R_0", "INT_INTERFACE_LOGIC_OUTS_B2" ], [ "PCIE_LOGIC_OUTS_B3_R_0", "INT_INTERFACE_LOGIC_OUTS_B3" ], [ "PCIE_LOGIC_OUTS_B4_R_0", "INT_INTERFACE_LOGIC_OUTS_B4" ], [ "PCIE_LOGIC_OUTS_B5_R_0", "INT_INTERFACE_LOGIC_OUTS_B5" ], [ "PCIE_LOGIC_OUTS_B6_R_0", "INT_INTERFACE_LOGIC_OUTS_B6" ], [ "PCIE_LOGIC_OUTS_B7_R_0", "INT_INTERFACE_LOGIC_OUTS_B7" ], [ "PCIE_LOGIC_OUTS_B8_R_0", "INT_INTERFACE_LOGIC_OUTS_B8" ], [ "PCIE_LOGIC_OUTS_B9_R_0", "INT_INTERFACE_LOGIC_OUTS_B9" ], [ "PCIE_LOGIC_OUTS_B10_R_0", "INT_INTERFACE_LOGIC_OUTS_B10" ], [ "PCIE_LOGIC_OUTS_B11_R_0", "INT_INTERFACE_LOGIC_OUTS_B11" ], [ "PCIE_LOGIC_OUTS_B12_R_0", "INT_INTERFACE_LOGIC_OUTS_B12" ], [ "PCIE_LOGIC_OUTS_B13_R_0", "INT_INTERFACE_LOGIC_OUTS_B13" ], [ "PCIE_LOGIC_OUTS_B14_R_0", "INT_INTERFACE_LOGIC_OUTS_B14" ], [ "PCIE_LOGIC_OUTS_B15_R_0", "INT_INTERFACE_LOGIC_OUTS_B15" ], [ "PCIE_LOGIC_OUTS_B16_R_0", "INT_INTERFACE_LOGIC_OUTS_B16" ], [ "PCIE_LOGIC_OUTS_B17_R_0", "INT_INTERFACE_LOGIC_OUTS_B17" ], [ "PCIE_LOGIC_OUTS_B18_R_0", "INT_INTERFACE_LOGIC_OUTS_B18" ], [ "PCIE_LOGIC_OUTS_B19_R_0", "INT_INTERFACE_LOGIC_OUTS_B19" ], [ "PCIE_LOGIC_OUTS_B20_R_0", "INT_INTERFACE_LOGIC_OUTS_B20" ], [ "PCIE_LOGIC_OUTS_B21_R_0", "INT_INTERFACE_LOGIC_OUTS_B21" ], [ "PCIE_LOGIC_OUTS_B22_R_0", "INT_INTERFACE_LOGIC_OUTS_B22" ], [ "PCIE_LOGIC_OUTS_B23_R_0", "INT_INTERFACE_LOGIC_OUTS_B23" ], [ "PCIE_NE2A0_0", "INT_INTERFACE_NE2A0" ], [ "PCIE_NE2A1_0", "INT_INTERFACE_NE2A1" ], [ "PCIE_NE2A2_0", "INT_INTERFACE_NE2A2" ], [ "PCIE_NE2A3_0", "INT_INTERFACE_NE2A3" ], [ "PCIE_NE4BEG0_0", "INT_INTERFACE_NE4BEG0" ], [ "PCIE_NE4BEG1_0", "INT_INTERFACE_NE4BEG1" ], [ "PCIE_NE4BEG2_0", "INT_INTERFACE_NE4BEG2" ], [ "PCIE_NE4BEG3_0", "INT_INTERFACE_NE4BEG3" ], [ "PCIE_NE4C0_0", "INT_INTERFACE_NE4C0" ], [ "PCIE_NE4C1_0", "INT_INTERFACE_NE4C1" ], [ "PCIE_NE4C2_0", "INT_INTERFACE_NE4C2" ], [ "PCIE_NE4C3_0", "INT_INTERFACE_NE4C3" ], [ "PCIE_NW2A0_0", "INT_INTERFACE_NW2A0" ], [ "PCIE_NW2A1_0", "INT_INTERFACE_NW2A1" ], [ "PCIE_NW2A2_0", "INT_INTERFACE_NW2A2" ], [ "PCIE_NW2A3_0", "INT_INTERFACE_NW2A3" ], [ "PCIE_NW4A0_0", "INT_INTERFACE_NW4A0" ], [ "PCIE_NW4A1_0", "INT_INTERFACE_NW4A1" ], [ "PCIE_NW4A2_0", "INT_INTERFACE_NW4A2" ], [ "PCIE_NW4A3_0", "INT_INTERFACE_NW4A3" ], [ "PCIE_NW4END0_0", "INT_INTERFACE_NW4END0" ], [ "PCIE_NW4END1_0", "INT_INTERFACE_NW4END1" ], [ "PCIE_NW4END2_0", "INT_INTERFACE_NW4END2" ], [ "PCIE_NW4END3_0", "INT_INTERFACE_NW4END3" ], [ "PCIE_SE2A0_0", "INT_INTERFACE_SE2A0" ], [ "PCIE_SE2A1_0", "INT_INTERFACE_SE2A1" ], [ "PCIE_SE2A2_0", "INT_INTERFACE_SE2A2" ], [ "PCIE_SE2A3_0", "INT_INTERFACE_SE2A3" ], [ "PCIE_SE4BEG0_0", "INT_INTERFACE_SE4BEG0" ], [ "PCIE_SE4BEG1_0", "INT_INTERFACE_SE4BEG1" ], [ "PCIE_SE4BEG2_0", "INT_INTERFACE_SE4BEG2" ], [ "PCIE_SE4BEG3_0", "INT_INTERFACE_SE4BEG3" ], [ "PCIE_SE4C0_0", "INT_INTERFACE_SE4C0" ], [ "PCIE_SE4C1_0", "INT_INTERFACE_SE4C1" ], [ "PCIE_SE4C2_0", "INT_INTERFACE_SE4C2" ], [ "PCIE_SE4C3_0", "INT_INTERFACE_SE4C3" ], [ "PCIE_SW2A0_0", "INT_INTERFACE_SW2A0" ], [ "PCIE_SW2A1_0", "INT_INTERFACE_SW2A1" ], [ "PCIE_SW2A2_0", "INT_INTERFACE_SW2A2" ], [ "PCIE_SW2A3_0", "INT_INTERFACE_SW2A3" ], [ "PCIE_SW4A0_0", "INT_INTERFACE_SW4A0" ], [ "PCIE_SW4A1_0", "INT_INTERFACE_SW4A1" ], [ "PCIE_SW4A2_0", "INT_INTERFACE_SW4A2" ], [ "PCIE_SW4A3_0", "INT_INTERFACE_SW4A3" ], [ "PCIE_SW4END0_0", "INT_INTERFACE_SW4END0" ], [ "PCIE_SW4END1_0", "INT_INTERFACE_SW4END1" ], [ "PCIE_SW4END2_0", "INT_INTERFACE_SW4END2" ], [ "PCIE_SW4END3_0", "INT_INTERFACE_SW4END3" ], [ "PCIE_WL1END0_0", "INT_INTERFACE_WL1END0" ], [ "PCIE_WL1END1_0", "INT_INTERFACE_WL1END1" ], [ "PCIE_WL1END2_0", "INT_INTERFACE_WL1END2" ], [ "PCIE_WL1END3_0", "INT_INTERFACE_WL1END3" ], [ "PCIE_WR1END0_0", "INT_INTERFACE_WR1END0" ], [ "PCIE_WR1END1_0", "INT_INTERFACE_WR1END1" ], [ "PCIE_WR1END2_0", "INT_INTERFACE_WR1END2" ], [ "PCIE_WR1END3_0", "INT_INTERFACE_WR1END3" ], [ "PCIE_WW2A0_0", "INT_INTERFACE_WW2A0" ], [ "PCIE_WW2A1_0", "INT_INTERFACE_WW2A1" ], [ "PCIE_WW2A2_0", "INT_INTERFACE_WW2A2" ], [ "PCIE_WW2A3_0", "INT_INTERFACE_WW2A3" ], [ "PCIE_WW2END0_0", "INT_INTERFACE_WW2END0" ], [ "PCIE_WW2END1_0", "INT_INTERFACE_WW2END1" ], [ "PCIE_WW2END2_0", "INT_INTERFACE_WW2END2" ], [ "PCIE_WW2END3_0", "INT_INTERFACE_WW2END3" ], [ "PCIE_WW4A0_0", "INT_INTERFACE_WW4A0" ], [ "PCIE_WW4A1_0", "INT_INTERFACE_WW4A1" ], [ "PCIE_WW4A2_0", "INT_INTERFACE_WW4A2" ], [ "PCIE_WW4A3_0", "INT_INTERFACE_WW4A3" ], [ "PCIE_WW4B0_0", "INT_INTERFACE_WW4B0" ], [ "PCIE_WW4B1_0", "INT_INTERFACE_WW4B1" ], [ "PCIE_WW4B2_0", "INT_INTERFACE_WW4B2" ], [ "PCIE_WW4B3_0", "INT_INTERFACE_WW4B3" ], [ "PCIE_WW4C0_0", "INT_INTERFACE_WW4C0" ], [ "PCIE_WW4C1_0", "INT_INTERFACE_WW4C1" ], [ "PCIE_WW4C2_0", "INT_INTERFACE_WW4C2" ], [ "PCIE_WW4C3_0", "INT_INTERFACE_WW4C3" ], [ "PCIE_WW4END0_0", "INT_INTERFACE_WW4END0" ], [ "PCIE_WW4END1_0", "INT_INTERFACE_WW4END1" ], [ "PCIE_WW4END2_0", "INT_INTERFACE_WW4END2" ], [ "PCIE_WW4END3_0", "INT_INTERFACE_WW4END3" ] ] }, { "grid_deltas": [ 0, -10 ], "tile_types": [ "PCIE_BOT", "PCIE_TOP" ], "wire_pairs": [ [ "PCIE_CFGAERROOTERRCORRERRRECEIVED", "PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED" ], [ "PCIE_CFGAERROOTERRFATALERRRECEIVED", "PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED" ], [ "PCIE_CFGAERROOTERRFATALERRREPORTINGEN", "PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN" ], [ "PCIE_CFGAERROOTERRNONFATALERRRECEIVED", "PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED" ], [ "PCIE_CFGAERROOTERRNONFATALERRREPORTINGEN", "PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN" ], [ "PCIE_CFGCOMMANDBUSMASTERENABLE", "PCIE_TOP_CFGCOMMANDBUSMASTERENABLE" ], [ "PCIE_CFGCOMMANDINTERRUPTDISABLE", "PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE" ], [ "PCIE_CFGCOMMANDIOENABLE", "PCIE_TOP_CFGCOMMANDIOENABLE" ], [ "PCIE_CFGCOMMANDMEMENABLE", "PCIE_TOP_CFGCOMMANDMEMENABLE" ], [ "PCIE_CFGDEVCONTROL2ARIFORWARDEN", "PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN" ], [ "PCIE_CFGDEVCONTROL2ATOMICEGRESSBLOCK", "PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK" ], [ "PCIE_CFGDEVCONTROL2ATOMICREQUESTEREN", "PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN" ], [ "PCIE_CFGDEVCONTROL2CPLTIMEOUTDIS", "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS" ], [ "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL0", "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0" ], [ "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL1", "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1" ], [ "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL2", "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2" ], [ "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL3", "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3" ], [ "PCIE_CFGDEVCONTROL2IDOCPLEN", "PCIE_TOP_CFGDEVCONTROL2IDOCPLEN" ], [ "PCIE_CFGDEVCONTROL2IDOREQEN", "PCIE_TOP_CFGDEVCONTROL2IDOREQEN" ], [ "PCIE_CFGDEVCONTROL2LTREN", "PCIE_TOP_CFGDEVCONTROL2LTREN" ], [ "PCIE_CFGDEVID0", "PCIE_TOP_CFGDEVID0" ], [ "PCIE_CFGDEVID1", "PCIE_TOP_CFGDEVID1" ], [ "PCIE_CFGDEVID2", "PCIE_TOP_CFGDEVID2" ], [ "PCIE_CFGDEVID3", "PCIE_TOP_CFGDEVID3" ], [ "PCIE_CFGDEVID4", "PCIE_TOP_CFGDEVID4" ], [ "PCIE_CFGDEVID5", "PCIE_TOP_CFGDEVID5" ], [ "PCIE_CFGDEVID6", "PCIE_TOP_CFGDEVID6" ], [ "PCIE_CFGDEVID7", "PCIE_TOP_CFGDEVID7" ], [ "PCIE_CFGDEVID8", "PCIE_TOP_CFGDEVID8" ], [ "PCIE_CFGDEVID9", "PCIE_TOP_CFGDEVID9" ], [ "PCIE_CFGDEVID10", "PCIE_TOP_CFGDEVID10" ], [ "PCIE_CFGDEVID11", "PCIE_TOP_CFGDEVID11" ], [ "PCIE_CFGDEVID12", "PCIE_TOP_CFGDEVID12" ], [ "PCIE_CFGDEVID13", "PCIE_TOP_CFGDEVID13" ], [ "PCIE_CFGDEVID14", "PCIE_TOP_CFGDEVID14" ], [ "PCIE_CFGDEVID15", "PCIE_TOP_CFGDEVID15" ], [ "PCIE_CFGDSN57", "PCIE_TOP_CFGDSN57" ], [ "PCIE_CFGDSN58", "PCIE_TOP_CFGDSN58" ], [ "PCIE_CFGDSN59", "PCIE_TOP_CFGDSN59" ], [ "PCIE_CFGDSN60", "PCIE_TOP_CFGDSN60" ], [ "PCIE_CFGDSN61", "PCIE_TOP_CFGDSN61" ], [ "PCIE_CFGDSN62", "PCIE_TOP_CFGDSN62" ], [ "PCIE_CFGDSN63", "PCIE_TOP_CFGDSN63" ], [ "PCIE_CFGERRAERHEADERLOG0", "PCIE_TOP_CFGERRAERHEADERLOG0" ], [ "PCIE_CFGERRAERHEADERLOG1", "PCIE_TOP_CFGERRAERHEADERLOG1" ], [ "PCIE_CFGERRAERHEADERLOG2", "PCIE_TOP_CFGERRAERHEADERLOG2" ], [ "PCIE_CFGERRAERHEADERLOG3", "PCIE_TOP_CFGERRAERHEADERLOG3" ], [ "PCIE_CFGERRAERHEADERLOG4", "PCIE_TOP_CFGERRAERHEADERLOG4" ], [ "PCIE_CFGERRAERHEADERLOG5", "PCIE_TOP_CFGERRAERHEADERLOG5" ], [ "PCIE_CFGERRAERHEADERLOG6", "PCIE_TOP_CFGERRAERHEADERLOG6" ], [ "PCIE_CFGERRAERHEADERLOG7", "PCIE_TOP_CFGERRAERHEADERLOG7" ], [ "PCIE_CFGERRAERHEADERLOG8", "PCIE_TOP_CFGERRAERHEADERLOG8" ], [ "PCIE_CFGERRAERHEADERLOG9", "PCIE_TOP_CFGERRAERHEADERLOG9" ], [ "PCIE_CFGERRAERHEADERLOG10", "PCIE_TOP_CFGERRAERHEADERLOG10" ], [ "PCIE_CFGERRAERHEADERLOG11", "PCIE_TOP_CFGERRAERHEADERLOG11" ], [ "PCIE_CFGERRLOCKEDN", "PCIE_TOP_CFGERRLOCKEDN" ], [ "PCIE_CFGERRNORECOVERYN", "PCIE_TOP_CFGERRNORECOVERYN" ], [ "PCIE_CFGERRTLPCPLHEADER26", "PCIE_TOP_CFGERRTLPCPLHEADER26" ], [ "PCIE_CFGERRTLPCPLHEADER27", "PCIE_TOP_CFGERRTLPCPLHEADER27" ], [ "PCIE_CFGERRTLPCPLHEADER28", "PCIE_TOP_CFGERRTLPCPLHEADER28" ], [ "PCIE_CFGERRTLPCPLHEADER29", "PCIE_TOP_CFGERRTLPCPLHEADER29" ], [ "PCIE_CFGERRTLPCPLHEADER30", "PCIE_TOP_CFGERRTLPCPLHEADER30" ], [ "PCIE_CFGERRTLPCPLHEADER31", "PCIE_TOP_CFGERRTLPCPLHEADER31" ], [ "PCIE_CFGERRTLPCPLHEADER32", "PCIE_TOP_CFGERRTLPCPLHEADER32" ], [ "PCIE_CFGERRTLPCPLHEADER33", "PCIE_TOP_CFGERRTLPCPLHEADER33" ], [ "PCIE_CFGERRTLPCPLHEADER34", "PCIE_TOP_CFGERRTLPCPLHEADER34" ], [ "PCIE_CFGERRTLPCPLHEADER35", "PCIE_TOP_CFGERRTLPCPLHEADER35" ], [ "PCIE_CFGERRTLPCPLHEADER36", "PCIE_TOP_CFGERRTLPCPLHEADER36" ], [ "PCIE_CFGERRTLPCPLHEADER37", "PCIE_TOP_CFGERRTLPCPLHEADER37" ], [ "PCIE_CFGERRTLPCPLHEADER38", "PCIE_TOP_CFGERRTLPCPLHEADER38" ], [ "PCIE_CFGERRTLPCPLHEADER39", "PCIE_TOP_CFGERRTLPCPLHEADER39" ], [ "PCIE_CFGERRTLPCPLHEADER40", "PCIE_TOP_CFGERRTLPCPLHEADER40" ], [ "PCIE_CFGERRTLPCPLHEADER41", "PCIE_TOP_CFGERRTLPCPLHEADER41" ], [ "PCIE_CFGERRTLPCPLHEADER42", "PCIE_TOP_CFGERRTLPCPLHEADER42" ], [ "PCIE_CFGERRTLPCPLHEADER43", "PCIE_TOP_CFGERRTLPCPLHEADER43" ], [ "PCIE_CFGERRTLPCPLHEADER44", "PCIE_TOP_CFGERRTLPCPLHEADER44" ], [ "PCIE_CFGERRTLPCPLHEADER45", "PCIE_TOP_CFGERRTLPCPLHEADER45" ], [ "PCIE_CFGERRTLPCPLHEADER46", "PCIE_TOP_CFGERRTLPCPLHEADER46" ], [ "PCIE_CFGERRTLPCPLHEADER47", "PCIE_TOP_CFGERRTLPCPLHEADER47" ], [ "PCIE_CFGINTERRUPTDI0", "PCIE_TOP_CFGINTERRUPTDI0" ], [ "PCIE_CFGINTERRUPTN", "PCIE_TOP_CFGINTERRUPTN" ], [ "PCIE_CFGLINKCONTROLASPMCONTROL1", "PCIE_TOP_CFGLINKCONTROLASPMCONTROL1" ], [ "PCIE_CFGLINKCONTROLAUTOBANDWIDTHINTEN", "PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN" ], [ "PCIE_CFGLINKCONTROLBANDWIDTHINTEN", "PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN" ], [ "PCIE_CFGLINKCONTROLCLOCKPMEN", "PCIE_TOP_CFGLINKCONTROLCLOCKPMEN" ], [ "PCIE_CFGLINKCONTROLCOMMONCLOCK", "PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK" ], [ "PCIE_CFGLINKCONTROLEXTENDEDSYNC", "PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC" ], [ "PCIE_CFGLINKCONTROLHWAUTOWIDTHDIS", "PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS" ], [ "PCIE_CFGLINKCONTROLLINKDISABLE", "PCIE_TOP_CFGLINKCONTROLLINKDISABLE" ], [ "PCIE_CFGLINKCONTROLRCB", "PCIE_TOP_CFGLINKCONTROLRCB" ], [ "PCIE_CFGLINKCONTROLRETRAINLINK", "PCIE_TOP_CFGLINKCONTROLRETRAINLINK" ], [ "PCIE_CFGMGMTDO16", "PCIE_TOP_CFGMGMTDO16" ], [ "PCIE_CFGMGMTDO17", "PCIE_TOP_CFGMGMTDO17" ], [ "PCIE_CFGMGMTDO18", "PCIE_TOP_CFGMGMTDO18" ], [ "PCIE_CFGMGMTDO19", "PCIE_TOP_CFGMGMTDO19" ], [ "PCIE_CFGMGMTDO20", "PCIE_TOP_CFGMGMTDO20" ], [ "PCIE_CFGMGMTDO21", "PCIE_TOP_CFGMGMTDO21" ], [ "PCIE_CFGMGMTDO22", "PCIE_TOP_CFGMGMTDO22" ], [ "PCIE_CFGMGMTDO23", "PCIE_TOP_CFGMGMTDO23" ], [ "PCIE_CFGMGMTDO24", "PCIE_TOP_CFGMGMTDO24" ], [ "PCIE_CFGMGMTDO25", "PCIE_TOP_CFGMGMTDO25" ], [ "PCIE_CFGMGMTDO26", "PCIE_TOP_CFGMGMTDO26" ], [ "PCIE_CFGMGMTDO27", "PCIE_TOP_CFGMGMTDO27" ], [ "PCIE_CFGMGMTDO28", "PCIE_TOP_CFGMGMTDO28" ], [ "PCIE_CFGMGMTDO29", "PCIE_TOP_CFGMGMTDO29" ], [ "PCIE_CFGMGMTDO30", "PCIE_TOP_CFGMGMTDO30" ], [ "PCIE_CFGPCIELINKSTATE1", "PCIE_TOP_CFGPCIELINKSTATE1" ], [ "PCIE_CFGPCIELINKSTATE2", "PCIE_TOP_CFGPCIELINKSTATE2" ], [ "PCIE_CFGPMCSRPMEEN", "PCIE_TOP_CFGPMCSRPMEEN" ], [ "PCIE_CFGPMCSRPMESTATUS", "PCIE_TOP_CFGPMCSRPMESTATUS" ], [ "PCIE_CFGPMCSRPOWERSTATE0", "PCIE_TOP_CFGPMCSRPOWERSTATE0" ], [ "PCIE_CFGPMCSRPOWERSTATE1", "PCIE_TOP_CFGPMCSRPOWERSTATE1" ], [ "PCIE_CFGPMRCVASREQL1N", "PCIE_TOP_CFGPMRCVASREQL1N" ], [ "PCIE_CFGPMRCVENTERL1N", "PCIE_TOP_CFGPMRCVENTERL1N" ], [ "PCIE_CFGPMRCVENTERL23N", "PCIE_TOP_CFGPMRCVENTERL23N" ], [ "PCIE_CFGPMRCVREQACKN", "PCIE_TOP_CFGPMRCVREQACKN" ], [ "PCIE_CFGTRANSACTION", "PCIE_TOP_CFGTRANSACTION" ], [ "PCIE_CFGTRANSACTIONADDR0", "PCIE_TOP_CFGTRANSACTIONADDR0" ], [ "PCIE_CFGTRANSACTIONADDR1", "PCIE_TOP_CFGTRANSACTIONADDR1" ], [ "PCIE_CFGTRANSACTIONADDR2", "PCIE_TOP_CFGTRANSACTIONADDR2" ], [ "PCIE_CFGTRANSACTIONADDR3", "PCIE_TOP_CFGTRANSACTIONADDR3" ], [ "PCIE_CFGTRANSACTIONADDR4", "PCIE_TOP_CFGTRANSACTIONADDR4" ], [ "PCIE_CFGTRANSACTIONADDR5", "PCIE_TOP_CFGTRANSACTIONADDR5" ], [ "PCIE_CFGTRANSACTIONADDR6", "PCIE_TOP_CFGTRANSACTIONADDR6" ], [ "PCIE_CFGTRANSACTIONTYPE", "PCIE_TOP_CFGTRANSACTIONTYPE" ], [ "PCIE_CFGVCTCVCMAP0", "PCIE_TOP_CFGVCTCVCMAP0" ], [ "PCIE_CFGVCTCVCMAP1", "PCIE_TOP_CFGVCTCVCMAP1" ], [ "PCIE_CFGVCTCVCMAP2", "PCIE_TOP_CFGVCTCVCMAP2" ], [ "PCIE_CFGVCTCVCMAP3", "PCIE_TOP_CFGVCTCVCMAP3" ], [ "PCIE_CFGVCTCVCMAP4", "PCIE_TOP_CFGVCTCVCMAP4" ], [ "PCIE_CFGVCTCVCMAP5", "PCIE_TOP_CFGVCTCVCMAP5" ], [ "PCIE_CFGVCTCVCMAP6", "PCIE_TOP_CFGVCTCVCMAP6" ], [ "PCIE_CFGVENDID0", "PCIE_TOP_CFGVENDID0" ], [ "PCIE_DBGMODE0", "PCIE_TOP_DBGMODE0" ], [ "PCIE_DBGVECA0", "PCIE_TOP_DBGVECA0" ], [ "PCIE_DBGVECA1", "PCIE_TOP_DBGVECA1" ], [ "PCIE_DBGVECA2", "PCIE_TOP_DBGVECA2" ], [ "PCIE_DBGVECA3", "PCIE_TOP_DBGVECA3" ], [ "PCIE_DBGVECA4", "PCIE_TOP_DBGVECA4" ], [ "PCIE_DBGVECA5", "PCIE_TOP_DBGVECA5" ], [ "PCIE_DBGVECA6", "PCIE_TOP_DBGVECA6" ], [ "PCIE_DBGVECA7", "PCIE_TOP_DBGVECA7" ], [ "PCIE_DBGVECA8", "PCIE_TOP_DBGVECA8" ], [ "PCIE_DBGVECA9", "PCIE_TOP_DBGVECA9" ], [ "PCIE_DBGVECA10", "PCIE_TOP_DBGVECA10" ], [ "PCIE_DBGVECA11", "PCIE_TOP_DBGVECA11" ], [ "PCIE_DBGVECA12", "PCIE_TOP_DBGVECA12" ], [ "PCIE_DBGVECA13", "PCIE_TOP_DBGVECA13" ], [ "PCIE_DBGVECA14", "PCIE_TOP_DBGVECA14" ], [ "PCIE_DBGVECA15", "PCIE_TOP_DBGVECA15" ], [ "PCIE_DBGVECA16", "PCIE_TOP_DBGVECA16" ], [ "PCIE_DBGVECA17", "PCIE_TOP_DBGVECA17" ], [ "PCIE_DBGVECA18", "PCIE_TOP_DBGVECA18" ], [ "PCIE_DBGVECA19", "PCIE_TOP_DBGVECA19" ], [ "PCIE_DBGVECA20", "PCIE_TOP_DBGVECA20" ], [ "PCIE_DBGVECA21", "PCIE_TOP_DBGVECA21" ], [ "PCIE_DBGVECB10", "PCIE_TOP_DBGVECB10" ], [ "PCIE_DRPADDR7", "PCIE_TOP_DRPADDR7" ], [ "PCIE_DRPADDR8", "PCIE_TOP_DRPADDR8" ], [ "PCIE_DRPDI0", "PCIE_TOP_DRPDI0" ], [ "PCIE_DRPDI1", "PCIE_TOP_DRPDI1" ], [ "PCIE_DRPDI2", "PCIE_TOP_DRPDI2" ], [ "PCIE_DRPDI3", "PCIE_TOP_DRPDI3" ], [ "PCIE_DRPDI4", "PCIE_TOP_DRPDI4" ], [ "PCIE_DRPDI5", "PCIE_TOP_DRPDI5" ], [ "PCIE_DRPDI6", "PCIE_TOP_DRPDI6" ], [ "PCIE_DRPDI7", "PCIE_TOP_DRPDI7" ], [ "PCIE_DRPDI8", "PCIE_TOP_DRPDI8" ], [ "PCIE_DRPDI9", "PCIE_TOP_DRPDI9" ], [ "PCIE_DRPDI10", "PCIE_TOP_DRPDI10" ], [ "PCIE_DRPDI11", "PCIE_TOP_DRPDI11" ], [ "PCIE_DRPDI12", "PCIE_TOP_DRPDI12" ], [ "PCIE_DRPDI13", "PCIE_TOP_DRPDI13" ], [ "PCIE_DRPDI14", "PCIE_TOP_DRPDI14" ], [ "PCIE_DRPDI15", "PCIE_TOP_DRPDI15" ], [ "PCIE_DRPDO0", "PCIE_TOP_DRPDO0" ], [ "PCIE_DRPDO1", "PCIE_TOP_DRPDO1" ], [ "PCIE_DRPDO2", "PCIE_TOP_DRPDO2" ], [ "PCIE_DRPDO3", "PCIE_TOP_DRPDO3" ], [ "PCIE_DRPDO4", "PCIE_TOP_DRPDO4" ], [ "PCIE_DRPDO5", "PCIE_TOP_DRPDO5" ], [ "PCIE_DRPDO6", "PCIE_TOP_DRPDO6" ], [ "PCIE_DRPDO11", "PCIE_TOP_DRPDO11" ], [ "PCIE_DRPDO12", "PCIE_TOP_DRPDO12" ], [ "PCIE_DRPDO13", "PCIE_TOP_DRPDO13" ], [ "PCIE_DRPDO14", "PCIE_TOP_DRPDO14" ], [ "PCIE_DRPDO15", "PCIE_TOP_DRPDO15" ], [ "PCIE_DRPRDY", "PCIE_TOP_DRPRDY" ], [ "PCIE_EDTBYPASS", "PCIE_TOP_EDTBYPASS" ], [ "PCIE_EDTCONFIGURATION", "PCIE_TOP_EDTCONFIGURATION" ], [ "PCIE_EDTUPDATE", "PCIE_TOP_EDTUPDATE" ], [ "PCIE_LL2SENDASREQL1", "PCIE_TOP_LL2SENDASREQL1" ], [ "PCIE_LL2SENDENTERL1", "PCIE_TOP_LL2SENDENTERL1" ], [ "PCIE_LL2SENDENTERL23", "PCIE_TOP_LL2SENDENTERL23" ], [ "PCIE_LL2SENDPMACK", "PCIE_TOP_LL2SENDPMACK" ], [ "PCIE_LL2SUSPENDNOW", "PCIE_TOP_LL2SUSPENDNOW" ], [ "PCIE_LL2TFCINIT1SEQ", "PCIE_TOP_LL2TFCINIT1SEQ" ], [ "PCIE_LL2TFCINIT2SEQ", "PCIE_TOP_LL2TFCINIT2SEQ" ], [ "PCIE_LL2TLPRCV", "PCIE_TOP_LL2TLPRCV" ], [ "PCIE_MIMRXRADDR0", "PCIE_TOP_MIMRXRADDR0" ], [ "PCIE_MIMRXRADDR1", "PCIE_TOP_MIMRXRADDR1" ], [ "PCIE_MIMRXRADDR2", "PCIE_TOP_MIMRXRADDR2" ], [ "PCIE_MIMRXRADDR4", "PCIE_TOP_MIMRXRADDR4" ], [ "PCIE_MIMRXRADDR8", "PCIE_TOP_MIMRXRADDR8" ], [ "PCIE_MIMRXRADDR9", "PCIE_TOP_MIMRXRADDR9" ], [ "PCIE_MIMRXRADDR10", "PCIE_TOP_MIMRXRADDR10" ], [ "PCIE_MIMRXRADDR11", "PCIE_TOP_MIMRXRADDR11" ], [ "PCIE_MIMRXRDATA20", "PCIE_TOP_MIMRXRDATA20" ], [ "PCIE_MIMRXRDATA21", "PCIE_TOP_MIMRXRDATA21" ], [ "PCIE_MIMRXRDATA22", "PCIE_TOP_MIMRXRDATA22" ], [ "PCIE_MIMRXRDATA23", "PCIE_TOP_MIMRXRDATA23" ], [ "PCIE_MIMRXRDATA24", "PCIE_TOP_MIMRXRDATA24" ], [ "PCIE_MIMRXRDATA25", "PCIE_TOP_MIMRXRDATA25" ], [ "PCIE_MIMRXRDATA26", "PCIE_TOP_MIMRXRDATA26" ], [ "PCIE_MIMRXRDATA27", "PCIE_TOP_MIMRXRDATA27" ], [ "PCIE_MIMRXRDATA28", "PCIE_TOP_MIMRXRDATA28" ], [ "PCIE_MIMRXRDATA29", "PCIE_TOP_MIMRXRDATA29" ], [ "PCIE_MIMRXRDATA30", "PCIE_TOP_MIMRXRDATA30" ], [ "PCIE_MIMRXRDATA31", "PCIE_TOP_MIMRXRDATA31" ], [ "PCIE_MIMRXRDATA32", "PCIE_TOP_MIMRXRDATA32" ], [ "PCIE_MIMRXRDATA33", "PCIE_TOP_MIMRXRDATA33" ], [ "PCIE_MIMRXRDATA34", "PCIE_TOP_MIMRXRDATA34" ], [ "PCIE_MIMRXRDATA35", "PCIE_TOP_MIMRXRDATA35" ], [ "PCIE_MIMRXRDATA36", "PCIE_TOP_MIMRXRDATA36" ], [ "PCIE_MIMRXRDATA37", "PCIE_TOP_MIMRXRDATA37" ], [ "PCIE_MIMRXRDATA38", "PCIE_TOP_MIMRXRDATA38" ], [ "PCIE_MIMRXRDATA39", "PCIE_TOP_MIMRXRDATA39" ], [ "PCIE_MIMRXRDATA40", "PCIE_TOP_MIMRXRDATA40" ], [ "PCIE_MIMRXRDATA41", "PCIE_TOP_MIMRXRDATA41" ], [ "PCIE_MIMRXRDATA42", "PCIE_TOP_MIMRXRDATA42" ], [ "PCIE_MIMRXRDATA43", "PCIE_TOP_MIMRXRDATA43" ], [ "PCIE_MIMRXRDATA44", "PCIE_TOP_MIMRXRDATA44" ], [ "PCIE_MIMRXRDATA45", "PCIE_TOP_MIMRXRDATA45" ], [ "PCIE_MIMRXRDATA46", "PCIE_TOP_MIMRXRDATA46" ], [ "PCIE_MIMRXRDATA47", "PCIE_TOP_MIMRXRDATA47" ], [ "PCIE_MIMRXRDATA48", "PCIE_TOP_MIMRXRDATA48" ], [ "PCIE_MIMRXRDATA49", "PCIE_TOP_MIMRXRDATA49" ], [ "PCIE_MIMRXRDATA50", "PCIE_TOP_MIMRXRDATA50" ], [ "PCIE_MIMRXRDATA51", "PCIE_TOP_MIMRXRDATA51" ], [ "PCIE_MIMRXRDATA52", "PCIE_TOP_MIMRXRDATA52" ], [ "PCIE_MIMRXRDATA53", "PCIE_TOP_MIMRXRDATA53" ], [ "PCIE_MIMRXRDATA54", "PCIE_TOP_MIMRXRDATA54" ], [ "PCIE_MIMRXRDATA55", "PCIE_TOP_MIMRXRDATA55" ], [ "PCIE_MIMRXREN", "PCIE_TOP_MIMRXREN" ], [ "PCIE_MIMRXWADDR1", "PCIE_TOP_MIMRXWADDR1" ], [ "PCIE_MIMRXWADDR2", "PCIE_TOP_MIMRXWADDR2" ], [ "PCIE_MIMRXWADDR5", "PCIE_TOP_MIMRXWADDR5" ], [ "PCIE_MIMRXWADDR12", "PCIE_TOP_MIMRXWADDR12" ], [ "PCIE_MIMRXWDATA0", "PCIE_TOP_MIMRXWDATA0" ], [ "PCIE_MIMRXWDATA1", "PCIE_TOP_MIMRXWDATA1" ], [ "PCIE_MIMRXWDATA2", "PCIE_TOP_MIMRXWDATA2" ], [ "PCIE_MIMRXWDATA3", "PCIE_TOP_MIMRXWDATA3" ], [ "PCIE_MIMRXWDATA4", "PCIE_TOP_MIMRXWDATA4" ], [ "PCIE_MIMRXWDATA5", "PCIE_TOP_MIMRXWDATA5" ], [ "PCIE_MIMRXWDATA6", "PCIE_TOP_MIMRXWDATA6" ], [ "PCIE_MIMRXWDATA7", "PCIE_TOP_MIMRXWDATA7" ], [ "PCIE_MIMRXWDATA8", "PCIE_TOP_MIMRXWDATA8" ], [ "PCIE_MIMRXWDATA9", "PCIE_TOP_MIMRXWDATA9" ], [ "PCIE_MIMRXWDATA10", "PCIE_TOP_MIMRXWDATA10" ], [ "PCIE_MIMRXWDATA11", "PCIE_TOP_MIMRXWDATA11" ], [ "PCIE_MIMRXWDATA12", "PCIE_TOP_MIMRXWDATA12" ], [ "PCIE_MIMRXWDATA13", "PCIE_TOP_MIMRXWDATA13" ], [ "PCIE_MIMRXWDATA15", "PCIE_TOP_MIMRXWDATA15" ], [ "PCIE_MIMRXWDATA17", "PCIE_TOP_MIMRXWDATA17" ], [ "PCIE_MIMRXWDATA19", "PCIE_TOP_MIMRXWDATA19" ], [ "PCIE_MIMRXWDATA20", "PCIE_TOP_MIMRXWDATA20" ], [ "PCIE_MIMRXWDATA21", "PCIE_TOP_MIMRXWDATA21" ], [ "PCIE_MIMRXWDATA22", "PCIE_TOP_MIMRXWDATA22" ], [ "PCIE_MIMRXWDATA23", "PCIE_TOP_MIMRXWDATA23" ], [ "PCIE_MIMRXWDATA24", "PCIE_TOP_MIMRXWDATA24" ], [ "PCIE_MIMRXWDATA25", "PCIE_TOP_MIMRXWDATA25" ], [ "PCIE_MIMRXWDATA26", "PCIE_TOP_MIMRXWDATA26" ], [ "PCIE_MIMRXWDATA27", "PCIE_TOP_MIMRXWDATA27" ], [ "PCIE_MIMRXWDATA28", "PCIE_TOP_MIMRXWDATA28" ], [ "PCIE_MIMRXWDATA29", "PCIE_TOP_MIMRXWDATA29" ], [ "PCIE_MIMRXWDATA30", "PCIE_TOP_MIMRXWDATA30" ], [ "PCIE_MIMRXWDATA31", "PCIE_TOP_MIMRXWDATA31" ], [ "PCIE_MIMRXWDATA32", "PCIE_TOP_MIMRXWDATA32" ], [ "PCIE_MIMRXWDATA33", "PCIE_TOP_MIMRXWDATA33" ], [ "PCIE_MIMRXWDATA34", "PCIE_TOP_MIMRXWDATA34" ], [ "PCIE_MIMRXWDATA35", "PCIE_TOP_MIMRXWDATA35" ], [ "PCIE_MIMRXWDATA49", "PCIE_TOP_MIMRXWDATA49" ], [ "PCIE_MIMRXWDATA51", "PCIE_TOP_MIMRXWDATA51" ], [ "PCIE_MIMRXWEN", "PCIE_TOP_MIMRXWEN" ], [ "PCIE_PIPERX0CHANISALIGNED", "PCIE_TOP_PIPERX0CHANISALIGNED" ], [ "PCIE_PIPERX0CHARISK0", "PCIE_TOP_PIPERX0CHARISK0" ], [ "PCIE_PIPERX0DATA0", "PCIE_TOP_PIPERX0DATA0" ], [ "PCIE_PIPERX0DATA1", "PCIE_TOP_PIPERX0DATA1" ], [ "PCIE_PIPERX0DATA2", "PCIE_TOP_PIPERX0DATA2" ], [ "PCIE_PIPERX0DATA3", "PCIE_TOP_PIPERX0DATA3" ], [ "PCIE_PIPERX0DATA4", "PCIE_TOP_PIPERX0DATA4" ], [ "PCIE_PIPERX0DATA5", "PCIE_TOP_PIPERX0DATA5" ], [ "PCIE_PIPERX0DATA6", "PCIE_TOP_PIPERX0DATA6" ], [ "PCIE_PIPERX0DATA7", "PCIE_TOP_PIPERX0DATA7" ], [ "PCIE_PIPERX0PHYSTATUS", "PCIE_TOP_PIPERX0PHYSTATUS" ], [ "PCIE_PIPERX0VALID", "PCIE_TOP_PIPERX0VALID" ], [ "PCIE_PIPERX4CHANISALIGNED", "PCIE_TOP_PIPERX4CHANISALIGNED" ], [ "PCIE_PIPERX4CHARISK0", "PCIE_TOP_PIPERX4CHARISK0" ], [ "PCIE_PIPERX4DATA0", "PCIE_TOP_PIPERX4DATA0" ], [ "PCIE_PIPERX4DATA1", "PCIE_TOP_PIPERX4DATA1" ], [ "PCIE_PIPERX4DATA2", "PCIE_TOP_PIPERX4DATA2" ], [ "PCIE_PIPERX4DATA3", "PCIE_TOP_PIPERX4DATA3" ], [ "PCIE_PIPERX4DATA4", "PCIE_TOP_PIPERX4DATA4" ], [ "PCIE_PIPERX4DATA5", "PCIE_TOP_PIPERX4DATA5" ], [ "PCIE_PIPERX4DATA6", "PCIE_TOP_PIPERX4DATA6" ], [ "PCIE_PIPERX4DATA7", "PCIE_TOP_PIPERX4DATA7" ], [ "PCIE_PIPERX4PHYSTATUS", "PCIE_TOP_PIPERX4PHYSTATUS" ], [ "PCIE_PIPERX4VALID", "PCIE_TOP_PIPERX4VALID" ], [ "PCIE_PIPETXMARGIN0", "PCIE_TOP_PIPETXMARGIN0" ], [ "PCIE_PIPETXMARGIN1", "PCIE_TOP_PIPETXMARGIN1" ], [ "PCIE_PIPETXMARGIN2", "PCIE_TOP_PIPETXMARGIN2" ], [ "PCIE_PL2DIRECTEDLSTATE0", "PCIE_TOP_PL2DIRECTEDLSTATE0" ], [ "PCIE_PL2DIRECTEDLSTATE1", "PCIE_TOP_PL2DIRECTEDLSTATE1" ], [ "PCIE_PL2DIRECTEDLSTATE2", "PCIE_TOP_PL2DIRECTEDLSTATE2" ], [ "PCIE_PL2DIRECTEDLSTATE3", "PCIE_TOP_PL2DIRECTEDLSTATE3" ], [ "PCIE_PL2DIRECTEDLSTATE4", "PCIE_TOP_PL2DIRECTEDLSTATE4" ], [ "PCIE_PL2RECOVERY", "PCIE_TOP_PL2RECOVERY" ], [ "PCIE_PL2SUSPENDOK", "PCIE_TOP_PL2SUSPENDOK" ], [ "PCIE_PLDBGVEC8", "PCIE_TOP_PLDBGVEC8" ], [ "PCIE_SCANENABLEN", "PCIE_TOP_SCANENABLEN" ], [ "PCIE_SCANMODEN", "PCIE_TOP_SCANMODEN" ], [ "PCIE_TL2ASPMSUSPENDCREDITCHECK", "PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK" ], [ "PCIE_TL2PPMSUSPENDREQ", "PCIE_TOP_TL2PPMSUSPENDREQ" ], [ "PCIE_TRNRD59", "PCIE_TOP_TRNRD59" ], [ "PCIE_TRNRD60", "PCIE_TOP_TRNRD60" ], [ "PCIE_TRNRD61", "PCIE_TOP_TRNRD61" ], [ "PCIE_TRNRD62", "PCIE_TOP_TRNRD62" ], [ "PCIE_TRNRD63", "PCIE_TOP_TRNRD63" ], [ "PCIE_TRNRD64", "PCIE_TOP_TRNRD64" ], [ "PCIE_TRNRD65", "PCIE_TOP_TRNRD65" ], [ "PCIE_TRNRD66", "PCIE_TOP_TRNRD66" ], [ "PCIE_TRNRD67", "PCIE_TOP_TRNRD67" ], [ "PCIE_TRNRD68", "PCIE_TOP_TRNRD68" ], [ "PCIE_TRNRD69", "PCIE_TOP_TRNRD69" ], [ "PCIE_TRNRD70", "PCIE_TOP_TRNRD70" ], [ "PCIE_TRNRD71", "PCIE_TOP_TRNRD71" ], [ "PCIE_TRNRD72", "PCIE_TOP_TRNRD72" ], [ "PCIE_TRNRD73", "PCIE_TOP_TRNRD73" ], [ "PCIE_TRNRD74", "PCIE_TOP_TRNRD74" ], [ "PCIE_TRNRD75", "PCIE_TOP_TRNRD75" ], [ "PCIE_TRNRD76", "PCIE_TOP_TRNRD76" ], [ "PCIE_TRNRD77", "PCIE_TOP_TRNRD77" ], [ "PCIE_TRNRD78", "PCIE_TOP_TRNRD78" ], [ "PCIE_TRNRD79", "PCIE_TOP_TRNRD79" ], [ "PCIE_TRNRD80", "PCIE_TOP_TRNRD80" ], [ "PCIE_TRNRD81", "PCIE_TOP_TRNRD81" ], [ "PCIE_TRNRD82", "PCIE_TOP_TRNRD82" ], [ "PCIE_TRNRD83", "PCIE_TOP_TRNRD83" ], [ "PCIE_TRNRD84", "PCIE_TOP_TRNRD84" ], [ "PCIE_TRNRD85", "PCIE_TOP_TRNRD85" ], [ "PCIE_TRNRD86", "PCIE_TOP_TRNRD86" ], [ "PCIE_TRNRD87", "PCIE_TOP_TRNRD87" ], [ "PCIE_TRNRD88", "PCIE_TOP_TRNRD88" ], [ "PCIE_TRNRD89", "PCIE_TOP_TRNRD89" ], [ "PCIE_TRNRD90", "PCIE_TOP_TRNRD90" ], [ "PCIE_TRNRD91", "PCIE_TOP_TRNRD91" ], [ "PCIE_TRNRD92", "PCIE_TOP_TRNRD92" ], [ "PCIE_TRNRD93", "PCIE_TOP_TRNRD93" ], [ "PCIE_TRNRD94", "PCIE_TOP_TRNRD94" ], [ "PCIE_TRNRD95", "PCIE_TOP_TRNRD95" ], [ "PCIE_TRNRD96", "PCIE_TOP_TRNRD96" ], [ "PCIE_TRNRD97", "PCIE_TOP_TRNRD97" ], [ "PCIE_TRNRD98", "PCIE_TOP_TRNRD98" ], [ "PCIE_TRNRDLLPDATA32", "PCIE_TOP_TRNRDLLPDATA32" ], [ "PCIE_TRNRDLLPDATA33", "PCIE_TOP_TRNRDLLPDATA33" ], [ "PCIE_TRNRDLLPDATA34", "PCIE_TOP_TRNRDLLPDATA34" ], [ "PCIE_TRNRDLLPDATA35", "PCIE_TOP_TRNRDLLPDATA35" ], [ "PCIE_TRNRDLLPDATA36", "PCIE_TOP_TRNRDLLPDATA36" ], [ "PCIE_TRNRDLLPDATA37", "PCIE_TOP_TRNRDLLPDATA37" ], [ "PCIE_TRNRDLLPDATA38", "PCIE_TOP_TRNRDLLPDATA38" ], [ "PCIE_TRNRDLLPDATA39", "PCIE_TOP_TRNRDLLPDATA39" ], [ "PCIE_TRNRDLLPDATA40", "PCIE_TOP_TRNRDLLPDATA40" ], [ "PCIE_TRNRDLLPDATA41", "PCIE_TOP_TRNRDLLPDATA41" ], [ "PCIE_TRNRDLLPDATA42", "PCIE_TOP_TRNRDLLPDATA42" ], [ "PCIE_TRNRDLLPDATA43", "PCIE_TOP_TRNRDLLPDATA43" ], [ "PCIE_TRNRDLLPDATA44", "PCIE_TOP_TRNRDLLPDATA44" ], [ "PCIE_TRNRDLLPDATA45", "PCIE_TOP_TRNRDLLPDATA45" ], [ "PCIE_TRNRDLLPDATA46", "PCIE_TOP_TRNRDLLPDATA46" ], [ "PCIE_TRNRDLLPDATA47", "PCIE_TOP_TRNRDLLPDATA47" ], [ "PCIE_TRNRDLLPDATA48", "PCIE_TOP_TRNRDLLPDATA48" ], [ "PCIE_TRNRDLLPDATA49", "PCIE_TOP_TRNRDLLPDATA49" ], [ "PCIE_TRNRDLLPDATA50", "PCIE_TOP_TRNRDLLPDATA50" ], [ "PCIE_TRNRDLLPDATA51", "PCIE_TOP_TRNRDLLPDATA51" ], [ "PCIE_TRNRDLLPDATA52", "PCIE_TOP_TRNRDLLPDATA52" ], [ "PCIE_TRNRDLLPDATA53", "PCIE_TOP_TRNRDLLPDATA53" ], [ "PCIE_TRNRDLLPDATA54", "PCIE_TOP_TRNRDLLPDATA54" ], [ "PCIE_TRNRDLLPDATA55", "PCIE_TOP_TRNRDLLPDATA55" ], [ "PCIE_TRNRDLLPDATA56", "PCIE_TOP_TRNRDLLPDATA56" ], [ "PCIE_TRNRDLLPDATA57", "PCIE_TOP_TRNRDLLPDATA57" ], [ "PCIE_TRNRDLLPDATA58", "PCIE_TOP_TRNRDLLPDATA58" ], [ "PCIE_TRNRDLLPDATA59", "PCIE_TOP_TRNRDLLPDATA59" ], [ "PCIE_TRNRDLLPDATA60", "PCIE_TOP_TRNRDLLPDATA60" ], [ "PCIE_TRNRDLLPDATA61", "PCIE_TOP_TRNRDLLPDATA61" ], [ "PCIE_TRNRDLLPDATA62", "PCIE_TOP_TRNRDLLPDATA62" ], [ "PCIE_TRNRDLLPDATA63", "PCIE_TOP_TRNRDLLPDATA63" ], [ "PCIE_TRNRDLLPSRCRDY0", "PCIE_TOP_TRNRDLLPSRCRDY0" ], [ "PCIE_TRNRDLLPSRCRDY1", "PCIE_TOP_TRNRDLLPSRCRDY1" ], [ "PCIE_TRNTD8", "PCIE_TOP_TRNTD8" ], [ "PCIE_TRNTD9", "PCIE_TOP_TRNTD9" ], [ "PCIE_TRNTD10", "PCIE_TOP_TRNTD10" ], [ "PCIE_TRNTD11", "PCIE_TOP_TRNTD11" ], [ "PCIE_TRNTD12", "PCIE_TOP_TRNTD12" ], [ "PCIE_TRNTD13", "PCIE_TOP_TRNTD13" ], [ "PCIE_TRNTD14", "PCIE_TOP_TRNTD14" ], [ "PCIE_TRNTD15", "PCIE_TOP_TRNTD15" ], [ "PCIE_TRNTD16", "PCIE_TOP_TRNTD16" ], [ "PCIE_TRNTD17", "PCIE_TOP_TRNTD17" ], [ "PCIE_TRNTD18", "PCIE_TOP_TRNTD18" ], [ "PCIE_TRNTD19", "PCIE_TOP_TRNTD19" ], [ "PCIE_TRNTD20", "PCIE_TOP_TRNTD20" ], [ "PCIE_TRNTD21", "PCIE_TOP_TRNTD21" ], [ "PCIE_TRNTD22", "PCIE_TOP_TRNTD22" ], [ "PCIE_TRNTD23", "PCIE_TOP_TRNTD23" ], [ "PCIE_TRNTD24", "PCIE_TOP_TRNTD24" ], [ "PCIE_TRNTD25", "PCIE_TOP_TRNTD25" ], [ "PCIE_TRNTD26", "PCIE_TOP_TRNTD26" ], [ "PCIE_TRNTD27", "PCIE_TOP_TRNTD27" ], [ "PCIE_TRNTD28", "PCIE_TOP_TRNTD28" ], [ "PCIE_TRNTD29", "PCIE_TOP_TRNTD29" ], [ "PCIE_TRNTD30", "PCIE_TOP_TRNTD30" ], [ "PCIE_TRNTD31", "PCIE_TOP_TRNTD31" ], [ "PCIE_TRNTD32", "PCIE_TOP_TRNTD32" ], [ "PCIE_TRNTD33", "PCIE_TOP_TRNTD33" ], [ "PCIE_TRNTD34", "PCIE_TOP_TRNTD34" ], [ "PCIE_TRNTD35", "PCIE_TOP_TRNTD35" ], [ "PCIE_TRNTD36", "PCIE_TOP_TRNTD36" ], [ "PCIE_TRNTD37", "PCIE_TOP_TRNTD37" ], [ "PCIE_TRNTD38", "PCIE_TOP_TRNTD38" ], [ "PCIE_TRNTD39", "PCIE_TOP_TRNTD39" ], [ "PCIE_TRNTD40", "PCIE_TOP_TRNTD40" ], [ "PCIE_TRNTD41", "PCIE_TOP_TRNTD41" ], [ "PCIE_TRNTDLLPDATA19", "PCIE_TOP_TRNTDLLPDATA19" ], [ "PCIE_TRNTDLLPDATA20", "PCIE_TOP_TRNTDLLPDATA20" ], [ "PCIE_TRNTDLLPDATA21", "PCIE_TOP_TRNTDLLPDATA21" ], [ "PCIE_TRNTDLLPDATA22", "PCIE_TOP_TRNTDLLPDATA22" ], [ "PCIE_TRNTDLLPDATA23", "PCIE_TOP_TRNTDLLPDATA23" ], [ "PCIE_TRNTDLLPDATA24", "PCIE_TOP_TRNTDLLPDATA24" ], [ "PCIE_TRNTDLLPDATA25", "PCIE_TOP_TRNTDLLPDATA25" ], [ "PCIE_TRNTDLLPDATA26", "PCIE_TOP_TRNTDLLPDATA26" ], [ "PCIE_TRNTDLLPDATA27", "PCIE_TOP_TRNTDLLPDATA27" ], [ "PCIE_TRNTDLLPDATA28", "PCIE_TOP_TRNTDLLPDATA28" ], [ "PCIE_TRNTDLLPDATA29", "PCIE_TOP_TRNTDLLPDATA29" ], [ "PCIE_TRNTDLLPDATA30", "PCIE_TOP_TRNTDLLPDATA30" ], [ "PCIE_TRNTDLLPDATA31", "PCIE_TOP_TRNTDLLPDATA31" ], [ "PCIE_TRNTDLLPSRCRDY", "PCIE_TOP_TRNTDLLPSRCRDY" ], [ "PCIE_TRNTDSTRDY3", "PCIE_TOP_TRNTDSTRDY3" ], [ "PCIE_XILUNCONNOUT28", "PCIE_TOP_XILUNCONNOUT28" ] ] }, { "grid_deltas": [ -5, 0 ], "tile_types": [ "PCIE_INT_INTERFACE_L", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_L_0" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_L_0" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_L_0" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_L_0" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_L_0" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_L_0" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_L_0" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_L_0" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_L_0" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_L_0" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_L_0" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_L_0" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_0" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_0" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_0" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_0" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_0" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_0" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_0" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_0" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_0" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_0" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_0" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_0" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_0" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_0" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_0" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_0" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_0" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_0" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_0" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_0" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_0" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_0" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_0" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_0" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_0" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_0" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_0" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_0" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_0" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_0" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_0" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_0" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_L_0" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_L_0" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_L_0" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_L_0" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_L_0" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_L_0" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_L_0" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_L_0" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_0" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_0" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_0" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_0" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_0" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_0" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_0" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_0" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_0" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_0" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_0" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "PCIE_LOGIC_OUTS_B0_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "PCIE_LOGIC_OUTS_B1_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "PCIE_LOGIC_OUTS_B2_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "PCIE_LOGIC_OUTS_B3_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "PCIE_LOGIC_OUTS_B4_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "PCIE_LOGIC_OUTS_B5_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "PCIE_LOGIC_OUTS_B6_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "PCIE_LOGIC_OUTS_B7_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "PCIE_LOGIC_OUTS_B8_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "PCIE_LOGIC_OUTS_B9_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "PCIE_LOGIC_OUTS_B10_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "PCIE_LOGIC_OUTS_B11_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "PCIE_LOGIC_OUTS_B12_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "PCIE_LOGIC_OUTS_B13_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "PCIE_LOGIC_OUTS_B14_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "PCIE_LOGIC_OUTS_B15_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "PCIE_LOGIC_OUTS_B16_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "PCIE_LOGIC_OUTS_B17_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "PCIE_LOGIC_OUTS_B18_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "PCIE_LOGIC_OUTS_B19_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "PCIE_LOGIC_OUTS_B20_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "PCIE_LOGIC_OUTS_B21_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "PCIE_LOGIC_OUTS_B22_L_0" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "PCIE_LOGIC_OUTS_B23_L_0" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_0" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_0" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_0" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_0" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_0" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_0" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_0" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_0" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_0" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_0" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_0" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_0" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_0" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_0" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_0" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_0" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_0" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_0" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_0" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_0" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_0" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_0" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_0" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_0" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_0" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_0" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_0" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_0" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_0" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_0" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_0" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_0" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_0" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_0" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_0" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_0" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_0" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_0" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_0" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_0" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_0" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_0" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_0" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_0" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_0" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_0" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_0" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_0" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_0" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_0" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_0" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_0" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_0" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_0" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_0" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_0" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_0" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_0" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_0" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_0" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_0" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_0" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_0" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_0" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_0" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_0" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_0" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_0" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_0" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_0" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_0" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_0" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_0" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_0" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_0" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_0" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_0" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_0" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_0" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT0", "PCIE_IMUX0_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT1", "PCIE_IMUX1_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT2", "PCIE_IMUX2_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT3", "PCIE_IMUX3_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT4", "PCIE_IMUX4_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT5", "PCIE_IMUX5_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT6", "PCIE_IMUX6_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT7", "PCIE_IMUX7_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT8", "PCIE_IMUX8_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT9", "PCIE_IMUX9_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT10", "PCIE_IMUX10_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT11", "PCIE_IMUX11_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT12", "PCIE_IMUX12_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT13", "PCIE_IMUX13_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT14", "PCIE_IMUX14_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT15", "PCIE_IMUX15_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT16", "PCIE_IMUX16_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT17", "PCIE_IMUX17_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT18", "PCIE_IMUX18_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT19", "PCIE_IMUX19_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT20", "PCIE_IMUX20_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT21", "PCIE_IMUX21_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT22", "PCIE_IMUX22_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT23", "PCIE_IMUX23_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT24", "PCIE_IMUX24_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT25", "PCIE_IMUX25_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT26", "PCIE_IMUX26_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT27", "PCIE_IMUX27_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT28", "PCIE_IMUX28_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT29", "PCIE_IMUX29_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT30", "PCIE_IMUX30_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT31", "PCIE_IMUX31_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT32", "PCIE_IMUX32_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT33", "PCIE_IMUX33_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT34", "PCIE_IMUX34_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT35", "PCIE_IMUX35_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT36", "PCIE_IMUX36_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT37", "PCIE_IMUX37_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT38", "PCIE_IMUX38_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT39", "PCIE_IMUX39_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT40", "PCIE_IMUX40_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT41", "PCIE_IMUX41_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT42", "PCIE_IMUX42_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT43", "PCIE_IMUX43_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT44", "PCIE_IMUX44_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT45", "PCIE_IMUX45_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT46", "PCIE_IMUX46_L_0" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT47", "PCIE_IMUX47_L_0" ] ] }, { "grid_deltas": [ -5, 1 ], "tile_types": [ "PCIE_INT_INTERFACE_L", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_L_1" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_L_1" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_L_1" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_L_1" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_L_1" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_L_1" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_L_1" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_L_1" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_L_1" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_L_1" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_L_1" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_L_1" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_1" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_1" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_1" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_1" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_1" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_1" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_1" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_1" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_1" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_1" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_1" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_1" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_1" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_1" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_1" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_1" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_1" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_1" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_1" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_1" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_1" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_1" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_1" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_1" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_1" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_1" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_1" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_1" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_1" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_1" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_1" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_1" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_L_1" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_L_1" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_L_1" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_L_1" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_L_1" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_L_1" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_L_1" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_L_1" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_1" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_1" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_1" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_1" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_1" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_1" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_1" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_1" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_1" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_1" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_1" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "PCIE_LOGIC_OUTS_B0_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "PCIE_LOGIC_OUTS_B1_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "PCIE_LOGIC_OUTS_B2_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "PCIE_LOGIC_OUTS_B3_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "PCIE_LOGIC_OUTS_B4_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "PCIE_LOGIC_OUTS_B5_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "PCIE_LOGIC_OUTS_B6_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "PCIE_LOGIC_OUTS_B7_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "PCIE_LOGIC_OUTS_B8_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "PCIE_LOGIC_OUTS_B9_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "PCIE_LOGIC_OUTS_B10_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "PCIE_LOGIC_OUTS_B11_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "PCIE_LOGIC_OUTS_B12_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "PCIE_LOGIC_OUTS_B13_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "PCIE_LOGIC_OUTS_B14_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "PCIE_LOGIC_OUTS_B15_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "PCIE_LOGIC_OUTS_B16_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "PCIE_LOGIC_OUTS_B17_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "PCIE_LOGIC_OUTS_B18_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "PCIE_LOGIC_OUTS_B19_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "PCIE_LOGIC_OUTS_B20_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "PCIE_LOGIC_OUTS_B21_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "PCIE_LOGIC_OUTS_B22_L_1" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "PCIE_LOGIC_OUTS_B23_L_1" ], [ "INT_INTERFACE_MONITOR_N", "PCIE_MONITOR_N_1" ], [ "INT_INTERFACE_MONITOR_P", "PCIE_MONITOR_P_1" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_1" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_1" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_1" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_1" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_1" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_1" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_1" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_1" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_1" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_1" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_1" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_1" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_1" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_1" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_1" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_1" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_1" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_1" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_1" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_1" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_1" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_1" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_1" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_1" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_1" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_1" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_1" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_1" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_1" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_1" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_1" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_1" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_1" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_1" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_1" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_1" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_1" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_1" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_1" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_1" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_1" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_1" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_1" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_1" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_1" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_1" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_1" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_1" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_1" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_1" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_1" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_1" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_1" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_1" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_1" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_1" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_1" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_1" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_1" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_1" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_1" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_1" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_1" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_1" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_1" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_1" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_1" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_1" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_1" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_1" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_1" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_1" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_1" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_1" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_1" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_1" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_1" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_1" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_1" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT0", "PCIE_IMUX0_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT1", "PCIE_IMUX1_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT2", "PCIE_IMUX2_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT3", "PCIE_IMUX3_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT4", "PCIE_IMUX4_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT5", "PCIE_IMUX5_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT6", "PCIE_IMUX6_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT7", "PCIE_IMUX7_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT8", "PCIE_IMUX8_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT9", "PCIE_IMUX9_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT10", "PCIE_IMUX10_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT11", "PCIE_IMUX11_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT12", "PCIE_IMUX12_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT13", "PCIE_IMUX13_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT14", "PCIE_IMUX14_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT15", "PCIE_IMUX15_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT16", "PCIE_IMUX16_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT17", "PCIE_IMUX17_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT18", "PCIE_IMUX18_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT19", "PCIE_IMUX19_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT20", "PCIE_IMUX20_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT21", "PCIE_IMUX21_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT22", "PCIE_IMUX22_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT23", "PCIE_IMUX23_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT24", "PCIE_IMUX24_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT25", "PCIE_IMUX25_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT26", "PCIE_IMUX26_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT27", "PCIE_IMUX27_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT28", "PCIE_IMUX28_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT29", "PCIE_IMUX29_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT30", "PCIE_IMUX30_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT31", "PCIE_IMUX31_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT32", "PCIE_IMUX32_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT33", "PCIE_IMUX33_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT34", "PCIE_IMUX34_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT35", "PCIE_IMUX35_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT36", "PCIE_IMUX36_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT37", "PCIE_IMUX37_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT38", "PCIE_IMUX38_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT39", "PCIE_IMUX39_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT40", "PCIE_IMUX40_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT41", "PCIE_IMUX41_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT42", "PCIE_IMUX42_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT43", "PCIE_IMUX43_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT44", "PCIE_IMUX44_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT45", "PCIE_IMUX45_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT46", "PCIE_IMUX46_L_1" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT47", "PCIE_IMUX47_L_1" ] ] }, { "grid_deltas": [ -5, 2 ], "tile_types": [ "PCIE_INT_INTERFACE_L", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_L_2" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_L_2" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_L_2" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_L_2" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_L_2" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_L_2" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_L_2" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_L_2" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_L_2" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_L_2" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_L_2" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_L_2" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_2" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_2" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_2" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_2" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_2" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_2" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_2" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_2" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_2" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_2" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_2" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_2" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_2" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_2" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_2" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_2" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_2" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_2" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_2" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_2" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_2" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_2" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_2" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_2" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_2" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_2" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_2" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_2" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_2" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_2" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_2" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_2" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_L_2" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_L_2" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_L_2" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_L_2" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_L_2" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_L_2" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_L_2" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_L_2" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_2" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_2" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_2" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_2" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_2" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_2" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_2" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_2" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_2" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_2" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_2" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "PCIE_LOGIC_OUTS_B0_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "PCIE_LOGIC_OUTS_B1_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "PCIE_LOGIC_OUTS_B2_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "PCIE_LOGIC_OUTS_B3_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "PCIE_LOGIC_OUTS_B4_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "PCIE_LOGIC_OUTS_B5_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "PCIE_LOGIC_OUTS_B6_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "PCIE_LOGIC_OUTS_B7_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "PCIE_LOGIC_OUTS_B8_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "PCIE_LOGIC_OUTS_B9_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "PCIE_LOGIC_OUTS_B10_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "PCIE_LOGIC_OUTS_B11_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "PCIE_LOGIC_OUTS_B12_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "PCIE_LOGIC_OUTS_B13_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "PCIE_LOGIC_OUTS_B14_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "PCIE_LOGIC_OUTS_B15_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "PCIE_LOGIC_OUTS_B16_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "PCIE_LOGIC_OUTS_B17_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "PCIE_LOGIC_OUTS_B18_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "PCIE_LOGIC_OUTS_B19_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "PCIE_LOGIC_OUTS_B20_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "PCIE_LOGIC_OUTS_B21_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "PCIE_LOGIC_OUTS_B22_L_2" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "PCIE_LOGIC_OUTS_B23_L_2" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_2" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_2" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_2" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_2" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_2" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_2" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_2" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_2" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_2" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_2" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_2" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_2" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_2" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_2" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_2" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_2" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_2" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_2" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_2" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_2" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_2" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_2" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_2" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_2" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_2" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_2" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_2" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_2" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_2" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_2" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_2" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_2" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_2" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_2" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_2" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_2" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_2" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_2" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_2" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_2" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_2" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_2" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_2" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_2" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_2" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_2" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_2" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_2" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_2" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_2" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_2" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_2" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_2" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_2" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_2" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_2" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_2" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_2" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_2" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_2" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_2" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_2" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_2" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_2" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_2" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_2" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_2" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_2" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_2" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_2" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_2" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_2" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_2" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_2" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_2" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_2" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_2" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_2" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_2" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT0", "PCIE_IMUX0_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT1", "PCIE_IMUX1_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT2", "PCIE_IMUX2_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT3", "PCIE_IMUX3_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT4", "PCIE_IMUX4_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT5", "PCIE_IMUX5_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT6", "PCIE_IMUX6_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT7", "PCIE_IMUX7_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT8", "PCIE_IMUX8_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT9", "PCIE_IMUX9_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT10", "PCIE_IMUX10_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT11", "PCIE_IMUX11_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT12", "PCIE_IMUX12_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT13", "PCIE_IMUX13_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT14", "PCIE_IMUX14_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT15", "PCIE_IMUX15_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT16", "PCIE_IMUX16_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT17", "PCIE_IMUX17_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT18", "PCIE_IMUX18_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT19", "PCIE_IMUX19_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT20", "PCIE_IMUX20_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT21", "PCIE_IMUX21_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT22", "PCIE_IMUX22_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT23", "PCIE_IMUX23_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT24", "PCIE_IMUX24_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT25", "PCIE_IMUX25_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT26", "PCIE_IMUX26_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT27", "PCIE_IMUX27_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT28", "PCIE_IMUX28_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT29", "PCIE_IMUX29_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT30", "PCIE_IMUX30_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT31", "PCIE_IMUX31_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT32", "PCIE_IMUX32_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT33", "PCIE_IMUX33_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT34", "PCIE_IMUX34_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT35", "PCIE_IMUX35_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT36", "PCIE_IMUX36_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT37", "PCIE_IMUX37_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT38", "PCIE_IMUX38_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT39", "PCIE_IMUX39_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT40", "PCIE_IMUX40_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT41", "PCIE_IMUX41_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT42", "PCIE_IMUX42_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT43", "PCIE_IMUX43_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT44", "PCIE_IMUX44_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT45", "PCIE_IMUX45_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT46", "PCIE_IMUX46_L_2" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT47", "PCIE_IMUX47_L_2" ] ] }, { "grid_deltas": [ -5, 3 ], "tile_types": [ "PCIE_INT_INTERFACE_L", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_L_3" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_L_3" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_L_3" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_L_3" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_L_3" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_L_3" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_L_3" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_L_3" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_L_3" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_L_3" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_L_3" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_L_3" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_3" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_3" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_3" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_3" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_3" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_3" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_3" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_3" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_3" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_3" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_3" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_3" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_3" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_3" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_3" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_3" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_3" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_3" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_3" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_3" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_3" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_3" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_3" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_3" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_3" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_3" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_3" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_3" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_3" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_3" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_3" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_3" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_L_3" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_L_3" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_L_3" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_L_3" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_L_3" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_L_3" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_L_3" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_L_3" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_3" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_3" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_3" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_3" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_3" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_3" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_3" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_3" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_3" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_3" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_3" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "PCIE_LOGIC_OUTS_B0_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "PCIE_LOGIC_OUTS_B1_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "PCIE_LOGIC_OUTS_B2_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "PCIE_LOGIC_OUTS_B3_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "PCIE_LOGIC_OUTS_B4_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "PCIE_LOGIC_OUTS_B5_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "PCIE_LOGIC_OUTS_B6_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "PCIE_LOGIC_OUTS_B7_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "PCIE_LOGIC_OUTS_B8_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "PCIE_LOGIC_OUTS_B9_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "PCIE_LOGIC_OUTS_B10_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "PCIE_LOGIC_OUTS_B11_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "PCIE_LOGIC_OUTS_B12_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "PCIE_LOGIC_OUTS_B13_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "PCIE_LOGIC_OUTS_B14_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "PCIE_LOGIC_OUTS_B15_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "PCIE_LOGIC_OUTS_B16_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "PCIE_LOGIC_OUTS_B17_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "PCIE_LOGIC_OUTS_B18_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "PCIE_LOGIC_OUTS_B19_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "PCIE_LOGIC_OUTS_B20_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "PCIE_LOGIC_OUTS_B21_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "PCIE_LOGIC_OUTS_B22_L_3" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "PCIE_LOGIC_OUTS_B23_L_3" ], [ "INT_INTERFACE_MONITOR_N", "PCIE_MONITOR_N_3" ], [ "INT_INTERFACE_MONITOR_P", "PCIE_MONITOR_P_3" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_3" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_3" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_3" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_3" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_3" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_3" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_3" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_3" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_3" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_3" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_3" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_3" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_3" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_3" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_3" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_3" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_3" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_3" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_3" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_3" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_3" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_3" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_3" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_3" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_3" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_3" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_3" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_3" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_3" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_3" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_3" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_3" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_3" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_3" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_3" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_3" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_3" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_3" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_3" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_3" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_3" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_3" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_3" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_3" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_3" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_3" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_3" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_3" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_3" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_3" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_3" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_3" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_3" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_3" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_3" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_3" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_3" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_3" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_3" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_3" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_3" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_3" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_3" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_3" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_3" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_3" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_3" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_3" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_3" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_3" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_3" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_3" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_3" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_3" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_3" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_3" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_3" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_3" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_3" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT0", "PCIE_IMUX0_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT1", "PCIE_IMUX1_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT2", "PCIE_IMUX2_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT3", "PCIE_IMUX3_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT4", "PCIE_IMUX4_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT5", "PCIE_IMUX5_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT6", "PCIE_IMUX6_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT7", "PCIE_IMUX7_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT8", "PCIE_IMUX8_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT9", "PCIE_IMUX9_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT10", "PCIE_IMUX10_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT11", "PCIE_IMUX11_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT12", "PCIE_IMUX12_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT13", "PCIE_IMUX13_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT14", "PCIE_IMUX14_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT15", "PCIE_IMUX15_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT16", "PCIE_IMUX16_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT17", "PCIE_IMUX17_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT18", "PCIE_IMUX18_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT19", "PCIE_IMUX19_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT20", "PCIE_IMUX20_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT21", "PCIE_IMUX21_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT22", "PCIE_IMUX22_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT23", "PCIE_IMUX23_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT24", "PCIE_IMUX24_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT25", "PCIE_IMUX25_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT26", "PCIE_IMUX26_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT27", "PCIE_IMUX27_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT28", "PCIE_IMUX28_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT29", "PCIE_IMUX29_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT30", "PCIE_IMUX30_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT31", "PCIE_IMUX31_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT32", "PCIE_IMUX32_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT33", "PCIE_IMUX33_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT34", "PCIE_IMUX34_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT35", "PCIE_IMUX35_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT36", "PCIE_IMUX36_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT37", "PCIE_IMUX37_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT38", "PCIE_IMUX38_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT39", "PCIE_IMUX39_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT40", "PCIE_IMUX40_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT41", "PCIE_IMUX41_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT42", "PCIE_IMUX42_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT43", "PCIE_IMUX43_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT44", "PCIE_IMUX44_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT45", "PCIE_IMUX45_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT46", "PCIE_IMUX46_L_3" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT47", "PCIE_IMUX47_L_3" ] ] }, { "grid_deltas": [ -5, 4 ], "tile_types": [ "PCIE_INT_INTERFACE_L", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_L_4" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_L_4" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_L_4" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_L_4" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_L_4" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_L_4" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_L_4" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_L_4" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_L_4" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_L_4" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_L_4" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_L_4" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_4" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_4" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_4" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_4" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_4" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_4" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_4" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_4" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_4" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_4" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_4" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_4" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_4" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_4" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_4" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_4" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_4" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_4" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_4" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_4" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_4" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_4" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_4" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_4" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_4" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_4" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_4" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_4" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_4" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_4" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_4" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_4" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_L_4" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_L_4" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_L_4" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_L_4" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_L_4" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_L_4" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_L_4" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_L_4" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_4" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_4" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_4" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_4" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_4" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_4" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_4" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_4" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_4" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_4" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_4" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B0", "PCIE_LOGIC_OUTS_B0_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B1", "PCIE_LOGIC_OUTS_B1_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B2", "PCIE_LOGIC_OUTS_B2_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B3", "PCIE_LOGIC_OUTS_B3_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B4", "PCIE_LOGIC_OUTS_B4_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B5", "PCIE_LOGIC_OUTS_B5_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B6", "PCIE_LOGIC_OUTS_B6_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B7", "PCIE_LOGIC_OUTS_B7_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B8", "PCIE_LOGIC_OUTS_B8_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B9", "PCIE_LOGIC_OUTS_B9_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B10", "PCIE_LOGIC_OUTS_B10_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B11", "PCIE_LOGIC_OUTS_B11_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B12", "PCIE_LOGIC_OUTS_B12_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B13", "PCIE_LOGIC_OUTS_B13_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B14", "PCIE_LOGIC_OUTS_B14_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B15", "PCIE_LOGIC_OUTS_B15_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B16", "PCIE_LOGIC_OUTS_B16_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B17", "PCIE_LOGIC_OUTS_B17_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B18", "PCIE_LOGIC_OUTS_B18_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B19", "PCIE_LOGIC_OUTS_B19_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B20", "PCIE_LOGIC_OUTS_B20_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B21", "PCIE_LOGIC_OUTS_B21_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B22", "PCIE_LOGIC_OUTS_B22_L_4" ], [ "INT_INTERFACE_LOGIC_OUTS_L_B23", "PCIE_LOGIC_OUTS_B23_L_4" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_4" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_4" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_4" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_4" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_4" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_4" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_4" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_4" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_4" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_4" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_4" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_4" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_4" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_4" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_4" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_4" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_4" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_4" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_4" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_4" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_4" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_4" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_4" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_4" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_4" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_4" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_4" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_4" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_4" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_4" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_4" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_4" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_4" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_4" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_4" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_4" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_4" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_4" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_4" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_4" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_4" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_4" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_4" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_4" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_4" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_4" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_4" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_4" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_4" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_4" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_4" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_4" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_4" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_4" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_4" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_4" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_4" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_4" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_4" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_4" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_4" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_4" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_4" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_4" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_4" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_4" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_4" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_4" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_4" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_4" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_4" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_4" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_4" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_4" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_4" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_4" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_4" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_4" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_4" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT0", "PCIE_IMUX0_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT1", "PCIE_IMUX1_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT2", "PCIE_IMUX2_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT3", "PCIE_IMUX3_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT4", "PCIE_IMUX4_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT5", "PCIE_IMUX5_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT6", "PCIE_IMUX6_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT7", "PCIE_IMUX7_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT8", "PCIE_IMUX8_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT9", "PCIE_IMUX9_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT10", "PCIE_IMUX10_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT11", "PCIE_IMUX11_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT12", "PCIE_IMUX12_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT13", "PCIE_IMUX13_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT14", "PCIE_IMUX14_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT15", "PCIE_IMUX15_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT16", "PCIE_IMUX16_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT17", "PCIE_IMUX17_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT18", "PCIE_IMUX18_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT19", "PCIE_IMUX19_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT20", "PCIE_IMUX20_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT21", "PCIE_IMUX21_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT22", "PCIE_IMUX22_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT23", "PCIE_IMUX23_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT24", "PCIE_IMUX24_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT25", "PCIE_IMUX25_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT26", "PCIE_IMUX26_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT27", "PCIE_IMUX27_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT28", "PCIE_IMUX28_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT29", "PCIE_IMUX29_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT30", "PCIE_IMUX30_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT31", "PCIE_IMUX31_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT32", "PCIE_IMUX32_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT33", "PCIE_IMUX33_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT34", "PCIE_IMUX34_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT35", "PCIE_IMUX35_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT36", "PCIE_IMUX36_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT37", "PCIE_IMUX37_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT38", "PCIE_IMUX38_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT39", "PCIE_IMUX39_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT40", "PCIE_IMUX40_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT41", "PCIE_IMUX41_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT42", "PCIE_IMUX42_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT43", "PCIE_IMUX43_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT44", "PCIE_IMUX44_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT45", "PCIE_IMUX45_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT46", "PCIE_IMUX46_L_4" ], [ "PCIE_INT_INTERFACE_IMUX_L_OUT47", "PCIE_IMUX47_L_4" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "PCIE_INT_INTERFACE_R", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_R_0" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_R_0" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_R_0" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_R_0" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_R_0" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_R_0" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_R_0" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_R_0" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_R_0" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_R_0" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_R_0" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_R_0" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_0" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_0" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_0" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_0" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_0" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_0" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_0" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_0" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_0" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_0" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_0" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_0" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_0" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_0" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_0" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_0" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_0" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_0" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_0" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_0" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_0" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_0" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_0" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_0" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_0" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_0" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_0" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_0" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_0" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_0" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_0" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_0" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_R_0" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_R_0" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_R_0" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_R_0" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_R_0" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_R_0" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_R_0" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_R_0" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_0" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_0" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_0" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_0" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_0" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_0" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_0" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_0" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_0" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_0" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_0" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "PCIE_LOGIC_OUTS_B0_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "PCIE_LOGIC_OUTS_B1_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "PCIE_LOGIC_OUTS_B2_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "PCIE_LOGIC_OUTS_B3_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "PCIE_LOGIC_OUTS_B4_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "PCIE_LOGIC_OUTS_B5_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "PCIE_LOGIC_OUTS_B6_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "PCIE_LOGIC_OUTS_B7_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "PCIE_LOGIC_OUTS_B8_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "PCIE_LOGIC_OUTS_B9_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "PCIE_LOGIC_OUTS_B10_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "PCIE_LOGIC_OUTS_B11_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "PCIE_LOGIC_OUTS_B12_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "PCIE_LOGIC_OUTS_B13_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "PCIE_LOGIC_OUTS_B14_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "PCIE_LOGIC_OUTS_B15_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "PCIE_LOGIC_OUTS_B16_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "PCIE_LOGIC_OUTS_B17_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "PCIE_LOGIC_OUTS_B18_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "PCIE_LOGIC_OUTS_B19_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "PCIE_LOGIC_OUTS_B20_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "PCIE_LOGIC_OUTS_B21_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "PCIE_LOGIC_OUTS_B22_R_0" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "PCIE_LOGIC_OUTS_B23_R_0" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_0" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_0" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_0" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_0" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_0" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_0" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_0" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_0" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_0" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_0" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_0" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_0" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_0" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_0" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_0" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_0" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_0" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_0" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_0" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_0" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_0" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_0" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_0" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_0" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_0" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_0" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_0" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_0" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_0" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_0" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_0" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_0" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_0" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_0" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_0" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_0" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_0" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_0" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_0" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_0" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_0" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_0" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_0" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_0" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_0" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_0" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_0" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_0" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_0" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_0" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_0" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_0" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_0" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_0" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_0" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_0" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_0" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_0" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_0" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_0" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_0" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_0" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_0" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_0" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_0" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_0" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_0" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_0" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_0" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_0" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_0" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_0" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_0" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_0" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_0" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_0" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_0" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_0" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_0" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT0", "PCIE_IMUX0_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT1", "PCIE_IMUX1_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT2", "PCIE_IMUX2_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT3", "PCIE_IMUX3_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT4", "PCIE_IMUX4_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT5", "PCIE_IMUX5_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT6", "PCIE_IMUX6_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT7", "PCIE_IMUX7_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT8", "PCIE_IMUX8_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT9", "PCIE_IMUX9_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT10", "PCIE_IMUX10_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT11", "PCIE_IMUX11_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT12", "PCIE_IMUX12_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT13", "PCIE_IMUX13_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT14", "PCIE_IMUX14_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT15", "PCIE_IMUX15_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT16", "PCIE_IMUX16_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT17", "PCIE_IMUX17_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT18", "PCIE_IMUX18_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT19", "PCIE_IMUX19_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT20", "PCIE_IMUX20_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT21", "PCIE_IMUX21_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT22", "PCIE_IMUX22_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT23", "PCIE_IMUX23_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT24", "PCIE_IMUX24_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT25", "PCIE_IMUX25_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT26", "PCIE_IMUX26_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT27", "PCIE_IMUX27_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT28", "PCIE_IMUX28_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT29", "PCIE_IMUX29_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT30", "PCIE_IMUX30_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT31", "PCIE_IMUX31_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT32", "PCIE_IMUX32_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT33", "PCIE_IMUX33_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT34", "PCIE_IMUX34_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT35", "PCIE_IMUX35_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT36", "PCIE_IMUX36_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT37", "PCIE_IMUX37_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT38", "PCIE_IMUX38_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT39", "PCIE_IMUX39_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT40", "PCIE_IMUX40_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT41", "PCIE_IMUX41_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT42", "PCIE_IMUX42_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT43", "PCIE_IMUX43_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT44", "PCIE_IMUX44_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT45", "PCIE_IMUX45_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT46", "PCIE_IMUX46_R_0" ], [ "PCIE_INT_INTERFACE_IMUX_OUT47", "PCIE_IMUX47_R_0" ] ] }, { "grid_deltas": [ 1, 1 ], "tile_types": [ "PCIE_INT_INTERFACE_R", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_R_1" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_R_1" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_R_1" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_R_1" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_R_1" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_R_1" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_R_1" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_R_1" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_R_1" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_R_1" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_R_1" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_R_1" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_1" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_1" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_1" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_1" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_1" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_1" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_1" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_1" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_1" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_1" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_1" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_1" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_1" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_1" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_1" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_1" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_1" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_1" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_1" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_1" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_1" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_1" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_1" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_1" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_1" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_1" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_1" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_1" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_1" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_1" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_1" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_1" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_R_1" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_R_1" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_R_1" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_R_1" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_R_1" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_R_1" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_R_1" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_R_1" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_1" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_1" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_1" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_1" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_1" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_1" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_1" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_1" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_1" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_1" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_1" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "PCIE_LOGIC_OUTS_B0_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "PCIE_LOGIC_OUTS_B1_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "PCIE_LOGIC_OUTS_B2_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "PCIE_LOGIC_OUTS_B3_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "PCIE_LOGIC_OUTS_B4_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "PCIE_LOGIC_OUTS_B5_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "PCIE_LOGIC_OUTS_B6_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "PCIE_LOGIC_OUTS_B7_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "PCIE_LOGIC_OUTS_B8_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "PCIE_LOGIC_OUTS_B9_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "PCIE_LOGIC_OUTS_B10_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "PCIE_LOGIC_OUTS_B11_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "PCIE_LOGIC_OUTS_B12_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "PCIE_LOGIC_OUTS_B13_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "PCIE_LOGIC_OUTS_B14_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "PCIE_LOGIC_OUTS_B15_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "PCIE_LOGIC_OUTS_B16_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "PCIE_LOGIC_OUTS_B17_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "PCIE_LOGIC_OUTS_B18_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "PCIE_LOGIC_OUTS_B19_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "PCIE_LOGIC_OUTS_B20_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "PCIE_LOGIC_OUTS_B21_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "PCIE_LOGIC_OUTS_B22_R_1" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "PCIE_LOGIC_OUTS_B23_R_1" ], [ "INT_INTERFACE_MONITOR_N", "PCIE_MONITOR_N_1" ], [ "INT_INTERFACE_MONITOR_P", "PCIE_MONITOR_P_1" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_1" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_1" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_1" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_1" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_1" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_1" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_1" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_1" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_1" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_1" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_1" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_1" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_1" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_1" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_1" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_1" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_1" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_1" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_1" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_1" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_1" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_1" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_1" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_1" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_1" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_1" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_1" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_1" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_1" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_1" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_1" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_1" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_1" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_1" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_1" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_1" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_1" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_1" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_1" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_1" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_1" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_1" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_1" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_1" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_1" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_1" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_1" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_1" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_1" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_1" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_1" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_1" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_1" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_1" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_1" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_1" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_1" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_1" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_1" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_1" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_1" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_1" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_1" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_1" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_1" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_1" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_1" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_1" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_1" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_1" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_1" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_1" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_1" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_1" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_1" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_1" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_1" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_1" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_1" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT0", "PCIE_IMUX0_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT1", "PCIE_IMUX1_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT2", "PCIE_IMUX2_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT3", "PCIE_IMUX3_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT4", "PCIE_IMUX4_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT5", "PCIE_IMUX5_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT6", "PCIE_IMUX6_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT7", "PCIE_IMUX7_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT8", "PCIE_IMUX8_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT9", "PCIE_IMUX9_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT10", "PCIE_IMUX10_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT11", "PCIE_IMUX11_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT12", "PCIE_IMUX12_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT13", "PCIE_IMUX13_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT14", "PCIE_IMUX14_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT15", "PCIE_IMUX15_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT16", "PCIE_IMUX16_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT17", "PCIE_IMUX17_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT18", "PCIE_IMUX18_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT19", "PCIE_IMUX19_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT20", "PCIE_IMUX20_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT21", "PCIE_IMUX21_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT22", "PCIE_IMUX22_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT23", "PCIE_IMUX23_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT24", "PCIE_IMUX24_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT25", "PCIE_IMUX25_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT26", "PCIE_IMUX26_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT27", "PCIE_IMUX27_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT28", "PCIE_IMUX28_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT29", "PCIE_IMUX29_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT30", "PCIE_IMUX30_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT31", "PCIE_IMUX31_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT32", "PCIE_IMUX32_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT33", "PCIE_IMUX33_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT34", "PCIE_IMUX34_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT35", "PCIE_IMUX35_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT36", "PCIE_IMUX36_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT37", "PCIE_IMUX37_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT38", "PCIE_IMUX38_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT39", "PCIE_IMUX39_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT40", "PCIE_IMUX40_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT41", "PCIE_IMUX41_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT42", "PCIE_IMUX42_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT43", "PCIE_IMUX43_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT44", "PCIE_IMUX44_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT45", "PCIE_IMUX45_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT46", "PCIE_IMUX46_R_1" ], [ "PCIE_INT_INTERFACE_IMUX_OUT47", "PCIE_IMUX47_R_1" ] ] }, { "grid_deltas": [ 1, 2 ], "tile_types": [ "PCIE_INT_INTERFACE_R", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_R_2" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_R_2" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_R_2" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_R_2" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_R_2" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_R_2" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_R_2" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_R_2" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_R_2" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_R_2" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_R_2" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_R_2" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_2" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_2" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_2" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_2" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_2" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_2" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_2" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_2" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_2" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_2" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_2" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_2" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_2" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_2" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_2" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_2" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_2" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_2" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_2" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_2" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_2" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_2" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_2" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_2" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_2" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_2" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_2" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_2" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_2" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_2" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_2" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_2" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_R_2" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_R_2" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_R_2" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_R_2" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_R_2" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_R_2" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_R_2" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_R_2" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_2" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_2" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_2" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_2" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_2" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_2" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_2" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_2" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_2" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_2" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_2" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "PCIE_LOGIC_OUTS_B0_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "PCIE_LOGIC_OUTS_B1_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "PCIE_LOGIC_OUTS_B2_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "PCIE_LOGIC_OUTS_B3_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "PCIE_LOGIC_OUTS_B4_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "PCIE_LOGIC_OUTS_B5_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "PCIE_LOGIC_OUTS_B6_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "PCIE_LOGIC_OUTS_B7_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "PCIE_LOGIC_OUTS_B8_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "PCIE_LOGIC_OUTS_B9_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "PCIE_LOGIC_OUTS_B10_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "PCIE_LOGIC_OUTS_B11_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "PCIE_LOGIC_OUTS_B12_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "PCIE_LOGIC_OUTS_B13_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "PCIE_LOGIC_OUTS_B14_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "PCIE_LOGIC_OUTS_B15_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "PCIE_LOGIC_OUTS_B16_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "PCIE_LOGIC_OUTS_B17_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "PCIE_LOGIC_OUTS_B18_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "PCIE_LOGIC_OUTS_B19_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "PCIE_LOGIC_OUTS_B20_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "PCIE_LOGIC_OUTS_B21_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "PCIE_LOGIC_OUTS_B22_R_2" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "PCIE_LOGIC_OUTS_B23_R_2" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_2" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_2" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_2" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_2" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_2" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_2" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_2" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_2" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_2" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_2" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_2" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_2" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_2" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_2" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_2" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_2" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_2" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_2" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_2" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_2" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_2" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_2" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_2" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_2" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_2" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_2" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_2" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_2" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_2" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_2" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_2" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_2" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_2" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_2" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_2" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_2" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_2" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_2" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_2" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_2" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_2" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_2" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_2" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_2" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_2" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_2" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_2" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_2" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_2" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_2" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_2" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_2" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_2" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_2" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_2" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_2" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_2" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_2" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_2" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_2" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_2" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_2" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_2" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_2" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_2" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_2" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_2" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_2" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_2" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_2" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_2" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_2" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_2" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_2" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_2" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_2" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_2" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_2" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_2" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT0", "PCIE_IMUX0_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT1", "PCIE_IMUX1_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT2", "PCIE_IMUX2_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT3", "PCIE_IMUX3_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT4", "PCIE_IMUX4_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT5", "PCIE_IMUX5_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT6", "PCIE_IMUX6_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT7", "PCIE_IMUX7_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT8", "PCIE_IMUX8_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT9", "PCIE_IMUX9_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT10", "PCIE_IMUX10_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT11", "PCIE_IMUX11_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT12", "PCIE_IMUX12_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT13", "PCIE_IMUX13_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT14", "PCIE_IMUX14_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT15", "PCIE_IMUX15_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT16", "PCIE_IMUX16_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT17", "PCIE_IMUX17_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT18", "PCIE_IMUX18_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT19", "PCIE_IMUX19_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT20", "PCIE_IMUX20_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT21", "PCIE_IMUX21_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT22", "PCIE_IMUX22_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT23", "PCIE_IMUX23_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT24", "PCIE_IMUX24_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT25", "PCIE_IMUX25_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT26", "PCIE_IMUX26_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT27", "PCIE_IMUX27_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT28", "PCIE_IMUX28_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT29", "PCIE_IMUX29_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT30", "PCIE_IMUX30_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT31", "PCIE_IMUX31_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT32", "PCIE_IMUX32_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT33", "PCIE_IMUX33_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT34", "PCIE_IMUX34_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT35", "PCIE_IMUX35_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT36", "PCIE_IMUX36_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT37", "PCIE_IMUX37_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT38", "PCIE_IMUX38_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT39", "PCIE_IMUX39_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT40", "PCIE_IMUX40_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT41", "PCIE_IMUX41_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT42", "PCIE_IMUX42_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT43", "PCIE_IMUX43_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT44", "PCIE_IMUX44_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT45", "PCIE_IMUX45_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT46", "PCIE_IMUX46_R_2" ], [ "PCIE_INT_INTERFACE_IMUX_OUT47", "PCIE_IMUX47_R_2" ] ] }, { "grid_deltas": [ 1, 3 ], "tile_types": [ "PCIE_INT_INTERFACE_R", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_R_3" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_R_3" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_R_3" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_R_3" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_R_3" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_R_3" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_R_3" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_R_3" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_R_3" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_R_3" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_R_3" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_R_3" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_3" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_3" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_3" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_3" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_3" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_3" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_3" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_3" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_3" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_3" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_3" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_3" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_3" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_3" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_3" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_3" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_3" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_3" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_3" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_3" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_3" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_3" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_3" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_3" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_3" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_3" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_3" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_3" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_3" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_3" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_3" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_3" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_R_3" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_R_3" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_R_3" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_R_3" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_R_3" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_R_3" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_R_3" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_R_3" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_3" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_3" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_3" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_3" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_3" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_3" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_3" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_3" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_3" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_3" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_3" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "PCIE_LOGIC_OUTS_B0_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "PCIE_LOGIC_OUTS_B1_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "PCIE_LOGIC_OUTS_B2_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "PCIE_LOGIC_OUTS_B3_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "PCIE_LOGIC_OUTS_B4_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "PCIE_LOGIC_OUTS_B5_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "PCIE_LOGIC_OUTS_B6_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "PCIE_LOGIC_OUTS_B7_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "PCIE_LOGIC_OUTS_B8_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "PCIE_LOGIC_OUTS_B9_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "PCIE_LOGIC_OUTS_B10_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "PCIE_LOGIC_OUTS_B11_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "PCIE_LOGIC_OUTS_B12_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "PCIE_LOGIC_OUTS_B13_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "PCIE_LOGIC_OUTS_B14_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "PCIE_LOGIC_OUTS_B15_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "PCIE_LOGIC_OUTS_B16_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "PCIE_LOGIC_OUTS_B17_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "PCIE_LOGIC_OUTS_B18_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "PCIE_LOGIC_OUTS_B19_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "PCIE_LOGIC_OUTS_B20_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "PCIE_LOGIC_OUTS_B21_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "PCIE_LOGIC_OUTS_B22_R_3" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "PCIE_LOGIC_OUTS_B23_R_3" ], [ "INT_INTERFACE_MONITOR_N", "PCIE_MONITOR_N_3" ], [ "INT_INTERFACE_MONITOR_P", "PCIE_MONITOR_P_3" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_3" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_3" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_3" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_3" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_3" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_3" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_3" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_3" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_3" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_3" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_3" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_3" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_3" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_3" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_3" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_3" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_3" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_3" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_3" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_3" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_3" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_3" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_3" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_3" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_3" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_3" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_3" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_3" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_3" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_3" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_3" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_3" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_3" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_3" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_3" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_3" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_3" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_3" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_3" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_3" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_3" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_3" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_3" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_3" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_3" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_3" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_3" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_3" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_3" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_3" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_3" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_3" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_3" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_3" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_3" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_3" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_3" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_3" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_3" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_3" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_3" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_3" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_3" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_3" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_3" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_3" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_3" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_3" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_3" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_3" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_3" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_3" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_3" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_3" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_3" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_3" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_3" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_3" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_3" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT0", "PCIE_IMUX0_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT1", "PCIE_IMUX1_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT2", "PCIE_IMUX2_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT3", "PCIE_IMUX3_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT4", "PCIE_IMUX4_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT5", "PCIE_IMUX5_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT6", "PCIE_IMUX6_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT7", "PCIE_IMUX7_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT8", "PCIE_IMUX8_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT9", "PCIE_IMUX9_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT10", "PCIE_IMUX10_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT11", "PCIE_IMUX11_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT12", "PCIE_IMUX12_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT13", "PCIE_IMUX13_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT14", "PCIE_IMUX14_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT15", "PCIE_IMUX15_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT16", "PCIE_IMUX16_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT17", "PCIE_IMUX17_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT18", "PCIE_IMUX18_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT19", "PCIE_IMUX19_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT20", "PCIE_IMUX20_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT21", "PCIE_IMUX21_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT22", "PCIE_IMUX22_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT23", "PCIE_IMUX23_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT24", "PCIE_IMUX24_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT25", "PCIE_IMUX25_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT26", "PCIE_IMUX26_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT27", "PCIE_IMUX27_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT28", "PCIE_IMUX28_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT29", "PCIE_IMUX29_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT30", "PCIE_IMUX30_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT31", "PCIE_IMUX31_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT32", "PCIE_IMUX32_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT33", "PCIE_IMUX33_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT34", "PCIE_IMUX34_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT35", "PCIE_IMUX35_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT36", "PCIE_IMUX36_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT37", "PCIE_IMUX37_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT38", "PCIE_IMUX38_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT39", "PCIE_IMUX39_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT40", "PCIE_IMUX40_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT41", "PCIE_IMUX41_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT42", "PCIE_IMUX42_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT43", "PCIE_IMUX43_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT44", "PCIE_IMUX44_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT45", "PCIE_IMUX45_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT46", "PCIE_IMUX46_R_3" ], [ "PCIE_INT_INTERFACE_IMUX_OUT47", "PCIE_IMUX47_R_3" ] ] }, { "grid_deltas": [ 1, 4 ], "tile_types": [ "PCIE_INT_INTERFACE_R", "PCIE_TOP" ], "wire_pairs": [ [ "INT_INTERFACE_BYP0", "PCIE_BYP0_R_4" ], [ "INT_INTERFACE_BYP1", "PCIE_BYP1_R_4" ], [ "INT_INTERFACE_BYP2", "PCIE_BYP2_R_4" ], [ "INT_INTERFACE_BYP3", "PCIE_BYP3_R_4" ], [ "INT_INTERFACE_BYP4", "PCIE_BYP4_R_4" ], [ "INT_INTERFACE_BYP5", "PCIE_BYP5_R_4" ], [ "INT_INTERFACE_BYP6", "PCIE_BYP6_R_4" ], [ "INT_INTERFACE_BYP7", "PCIE_BYP7_R_4" ], [ "INT_INTERFACE_CLK0", "PCIE_CLK0_R_4" ], [ "INT_INTERFACE_CLK1", "PCIE_CLK1_R_4" ], [ "INT_INTERFACE_CTRL0", "PCIE_CTRL0_R_4" ], [ "INT_INTERFACE_CTRL1", "PCIE_CTRL1_R_4" ], [ "INT_INTERFACE_EE2A0", "PCIE_EE2A0_4" ], [ "INT_INTERFACE_EE2A1", "PCIE_EE2A1_4" ], [ "INT_INTERFACE_EE2A2", "PCIE_EE2A2_4" ], [ "INT_INTERFACE_EE2A3", "PCIE_EE2A3_4" ], [ "INT_INTERFACE_EE2BEG0", "PCIE_EE2BEG0_4" ], [ "INT_INTERFACE_EE2BEG1", "PCIE_EE2BEG1_4" ], [ "INT_INTERFACE_EE2BEG2", "PCIE_EE2BEG2_4" ], [ "INT_INTERFACE_EE2BEG3", "PCIE_EE2BEG3_4" ], [ "INT_INTERFACE_EE4A0", "PCIE_EE4A0_4" ], [ "INT_INTERFACE_EE4A1", "PCIE_EE4A1_4" ], [ "INT_INTERFACE_EE4A2", "PCIE_EE4A2_4" ], [ "INT_INTERFACE_EE4A3", "PCIE_EE4A3_4" ], [ "INT_INTERFACE_EE4B0", "PCIE_EE4B0_4" ], [ "INT_INTERFACE_EE4B1", "PCIE_EE4B1_4" ], [ "INT_INTERFACE_EE4B2", "PCIE_EE4B2_4" ], [ "INT_INTERFACE_EE4B3", "PCIE_EE4B3_4" ], [ "INT_INTERFACE_EE4BEG0", "PCIE_EE4BEG0_4" ], [ "INT_INTERFACE_EE4BEG1", "PCIE_EE4BEG1_4" ], [ "INT_INTERFACE_EE4BEG2", "PCIE_EE4BEG2_4" ], [ "INT_INTERFACE_EE4BEG3", "PCIE_EE4BEG3_4" ], [ "INT_INTERFACE_EE4C0", "PCIE_EE4C0_4" ], [ "INT_INTERFACE_EE4C1", "PCIE_EE4C1_4" ], [ "INT_INTERFACE_EE4C2", "PCIE_EE4C2_4" ], [ "INT_INTERFACE_EE4C3", "PCIE_EE4C3_4" ], [ "INT_INTERFACE_EL1BEG0", "PCIE_EL1BEG0_4" ], [ "INT_INTERFACE_EL1BEG1", "PCIE_EL1BEG1_4" ], [ "INT_INTERFACE_EL1BEG2", "PCIE_EL1BEG2_4" ], [ "INT_INTERFACE_EL1BEG3", "PCIE_EL1BEG3_4" ], [ "INT_INTERFACE_ER1BEG0", "PCIE_ER1BEG0_4" ], [ "INT_INTERFACE_ER1BEG1", "PCIE_ER1BEG1_4" ], [ "INT_INTERFACE_ER1BEG2", "PCIE_ER1BEG2_4" ], [ "INT_INTERFACE_ER1BEG3", "PCIE_ER1BEG3_4" ], [ "INT_INTERFACE_FAN0", "PCIE_FAN0_R_4" ], [ "INT_INTERFACE_FAN1", "PCIE_FAN1_R_4" ], [ "INT_INTERFACE_FAN2", "PCIE_FAN2_R_4" ], [ "INT_INTERFACE_FAN3", "PCIE_FAN3_R_4" ], [ "INT_INTERFACE_FAN4", "PCIE_FAN4_R_4" ], [ "INT_INTERFACE_FAN5", "PCIE_FAN5_R_4" ], [ "INT_INTERFACE_FAN6", "PCIE_FAN6_R_4" ], [ "INT_INTERFACE_FAN7", "PCIE_FAN7_R_4" ], [ "INT_INTERFACE_LH1", "PCIE_LH1_4" ], [ "INT_INTERFACE_LH2", "PCIE_LH2_4" ], [ "INT_INTERFACE_LH3", "PCIE_LH3_4" ], [ "INT_INTERFACE_LH4", "PCIE_LH4_4" ], [ "INT_INTERFACE_LH5", "PCIE_LH5_4" ], [ "INT_INTERFACE_LH6", "PCIE_LH6_4" ], [ "INT_INTERFACE_LH7", "PCIE_LH7_4" ], [ "INT_INTERFACE_LH8", "PCIE_LH8_4" ], [ "INT_INTERFACE_LH9", "PCIE_LH9_4" ], [ "INT_INTERFACE_LH10", "PCIE_LH10_4" ], [ "INT_INTERFACE_LH11", "PCIE_LH11_4" ], [ "INT_INTERFACE_LH12", "PCIE_LH12_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B0", "PCIE_LOGIC_OUTS_B0_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B1", "PCIE_LOGIC_OUTS_B1_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B2", "PCIE_LOGIC_OUTS_B2_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B3", "PCIE_LOGIC_OUTS_B3_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B4", "PCIE_LOGIC_OUTS_B4_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B5", "PCIE_LOGIC_OUTS_B5_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B6", "PCIE_LOGIC_OUTS_B6_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B7", "PCIE_LOGIC_OUTS_B7_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B8", "PCIE_LOGIC_OUTS_B8_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B9", "PCIE_LOGIC_OUTS_B9_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B10", "PCIE_LOGIC_OUTS_B10_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B11", "PCIE_LOGIC_OUTS_B11_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B12", "PCIE_LOGIC_OUTS_B12_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B13", "PCIE_LOGIC_OUTS_B13_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B14", "PCIE_LOGIC_OUTS_B14_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B15", "PCIE_LOGIC_OUTS_B15_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B16", "PCIE_LOGIC_OUTS_B16_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B17", "PCIE_LOGIC_OUTS_B17_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B18", "PCIE_LOGIC_OUTS_B18_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B19", "PCIE_LOGIC_OUTS_B19_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B20", "PCIE_LOGIC_OUTS_B20_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B21", "PCIE_LOGIC_OUTS_B21_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B22", "PCIE_LOGIC_OUTS_B22_R_4" ], [ "INT_INTERFACE_LOGIC_OUTS_B23", "PCIE_LOGIC_OUTS_B23_R_4" ], [ "INT_INTERFACE_NE2A0", "PCIE_NE2A0_4" ], [ "INT_INTERFACE_NE2A1", "PCIE_NE2A1_4" ], [ "INT_INTERFACE_NE2A2", "PCIE_NE2A2_4" ], [ "INT_INTERFACE_NE2A3", "PCIE_NE2A3_4" ], [ "INT_INTERFACE_NE4BEG0", "PCIE_NE4BEG0_4" ], [ "INT_INTERFACE_NE4BEG1", "PCIE_NE4BEG1_4" ], [ "INT_INTERFACE_NE4BEG2", "PCIE_NE4BEG2_4" ], [ "INT_INTERFACE_NE4BEG3", "PCIE_NE4BEG3_4" ], [ "INT_INTERFACE_NE4C0", "PCIE_NE4C0_4" ], [ "INT_INTERFACE_NE4C1", "PCIE_NE4C1_4" ], [ "INT_INTERFACE_NE4C2", "PCIE_NE4C2_4" ], [ "INT_INTERFACE_NE4C3", "PCIE_NE4C3_4" ], [ "INT_INTERFACE_NW2A0", "PCIE_NW2A0_4" ], [ "INT_INTERFACE_NW2A1", "PCIE_NW2A1_4" ], [ "INT_INTERFACE_NW2A2", "PCIE_NW2A2_4" ], [ "INT_INTERFACE_NW2A3", "PCIE_NW2A3_4" ], [ "INT_INTERFACE_NW4A0", "PCIE_NW4A0_4" ], [ "INT_INTERFACE_NW4A1", "PCIE_NW4A1_4" ], [ "INT_INTERFACE_NW4A2", "PCIE_NW4A2_4" ], [ "INT_INTERFACE_NW4A3", "PCIE_NW4A3_4" ], [ "INT_INTERFACE_NW4END0", "PCIE_NW4END0_4" ], [ "INT_INTERFACE_NW4END1", "PCIE_NW4END1_4" ], [ "INT_INTERFACE_NW4END2", "PCIE_NW4END2_4" ], [ "INT_INTERFACE_NW4END3", "PCIE_NW4END3_4" ], [ "INT_INTERFACE_SE2A0", "PCIE_SE2A0_4" ], [ "INT_INTERFACE_SE2A1", "PCIE_SE2A1_4" ], [ "INT_INTERFACE_SE2A2", "PCIE_SE2A2_4" ], [ "INT_INTERFACE_SE2A3", "PCIE_SE2A3_4" ], [ "INT_INTERFACE_SE4BEG0", "PCIE_SE4BEG0_4" ], [ "INT_INTERFACE_SE4BEG1", "PCIE_SE4BEG1_4" ], [ "INT_INTERFACE_SE4BEG2", "PCIE_SE4BEG2_4" ], [ "INT_INTERFACE_SE4BEG3", "PCIE_SE4BEG3_4" ], [ "INT_INTERFACE_SE4C0", "PCIE_SE4C0_4" ], [ "INT_INTERFACE_SE4C1", "PCIE_SE4C1_4" ], [ "INT_INTERFACE_SE4C2", "PCIE_SE4C2_4" ], [ "INT_INTERFACE_SE4C3", "PCIE_SE4C3_4" ], [ "INT_INTERFACE_SW2A0", "PCIE_SW2A0_4" ], [ "INT_INTERFACE_SW2A1", "PCIE_SW2A1_4" ], [ "INT_INTERFACE_SW2A2", "PCIE_SW2A2_4" ], [ "INT_INTERFACE_SW2A3", "PCIE_SW2A3_4" ], [ "INT_INTERFACE_SW4A0", "PCIE_SW4A0_4" ], [ "INT_INTERFACE_SW4A1", "PCIE_SW4A1_4" ], [ "INT_INTERFACE_SW4A2", "PCIE_SW4A2_4" ], [ "INT_INTERFACE_SW4A3", "PCIE_SW4A3_4" ], [ "INT_INTERFACE_SW4END0", "PCIE_SW4END0_4" ], [ "INT_INTERFACE_SW4END1", "PCIE_SW4END1_4" ], [ "INT_INTERFACE_SW4END2", "PCIE_SW4END2_4" ], [ "INT_INTERFACE_SW4END3", "PCIE_SW4END3_4" ], [ "INT_INTERFACE_WL1END0", "PCIE_WL1END0_4" ], [ "INT_INTERFACE_WL1END1", "PCIE_WL1END1_4" ], [ "INT_INTERFACE_WL1END2", "PCIE_WL1END2_4" ], [ "INT_INTERFACE_WL1END3", "PCIE_WL1END3_4" ], [ "INT_INTERFACE_WR1END0", "PCIE_WR1END0_4" ], [ "INT_INTERFACE_WR1END1", "PCIE_WR1END1_4" ], [ "INT_INTERFACE_WR1END2", "PCIE_WR1END2_4" ], [ "INT_INTERFACE_WR1END3", "PCIE_WR1END3_4" ], [ "INT_INTERFACE_WW2A0", "PCIE_WW2A0_4" ], [ "INT_INTERFACE_WW2A1", "PCIE_WW2A1_4" ], [ "INT_INTERFACE_WW2A2", "PCIE_WW2A2_4" ], [ "INT_INTERFACE_WW2A3", "PCIE_WW2A3_4" ], [ "INT_INTERFACE_WW2END0", "PCIE_WW2END0_4" ], [ "INT_INTERFACE_WW2END1", "PCIE_WW2END1_4" ], [ "INT_INTERFACE_WW2END2", "PCIE_WW2END2_4" ], [ "INT_INTERFACE_WW2END3", "PCIE_WW2END3_4" ], [ "INT_INTERFACE_WW4A0", "PCIE_WW4A0_4" ], [ "INT_INTERFACE_WW4A1", "PCIE_WW4A1_4" ], [ "INT_INTERFACE_WW4A2", "PCIE_WW4A2_4" ], [ "INT_INTERFACE_WW4A3", "PCIE_WW4A3_4" ], [ "INT_INTERFACE_WW4B0", "PCIE_WW4B0_4" ], [ "INT_INTERFACE_WW4B1", "PCIE_WW4B1_4" ], [ "INT_INTERFACE_WW4B2", "PCIE_WW4B2_4" ], [ "INT_INTERFACE_WW4B3", "PCIE_WW4B3_4" ], [ "INT_INTERFACE_WW4C0", "PCIE_WW4C0_4" ], [ "INT_INTERFACE_WW4C1", "PCIE_WW4C1_4" ], [ "INT_INTERFACE_WW4C2", "PCIE_WW4C2_4" ], [ "INT_INTERFACE_WW4C3", "PCIE_WW4C3_4" ], [ "INT_INTERFACE_WW4END0", "PCIE_WW4END0_4" ], [ "INT_INTERFACE_WW4END1", "PCIE_WW4END1_4" ], [ "INT_INTERFACE_WW4END2", "PCIE_WW4END2_4" ], [ "INT_INTERFACE_WW4END3", "PCIE_WW4END3_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT0", "PCIE_IMUX0_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT1", "PCIE_IMUX1_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT2", "PCIE_IMUX2_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT3", "PCIE_IMUX3_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT4", "PCIE_IMUX4_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT5", "PCIE_IMUX5_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT6", "PCIE_IMUX6_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT7", "PCIE_IMUX7_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT8", "PCIE_IMUX8_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT9", "PCIE_IMUX9_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT10", "PCIE_IMUX10_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT11", "PCIE_IMUX11_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT12", "PCIE_IMUX12_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT13", "PCIE_IMUX13_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT14", "PCIE_IMUX14_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT15", "PCIE_IMUX15_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT16", "PCIE_IMUX16_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT17", "PCIE_IMUX17_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT18", "PCIE_IMUX18_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT19", "PCIE_IMUX19_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT20", "PCIE_IMUX20_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT21", "PCIE_IMUX21_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT22", "PCIE_IMUX22_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT23", "PCIE_IMUX23_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT24", "PCIE_IMUX24_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT25", "PCIE_IMUX25_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT26", "PCIE_IMUX26_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT27", "PCIE_IMUX27_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT28", "PCIE_IMUX28_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT29", "PCIE_IMUX29_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT30", "PCIE_IMUX30_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT31", "PCIE_IMUX31_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT32", "PCIE_IMUX32_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT33", "PCIE_IMUX33_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT34", "PCIE_IMUX34_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT35", "PCIE_IMUX35_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT36", "PCIE_IMUX36_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT37", "PCIE_IMUX37_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT38", "PCIE_IMUX38_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT39", "PCIE_IMUX39_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT40", "PCIE_IMUX40_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT41", "PCIE_IMUX41_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT42", "PCIE_IMUX42_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT43", "PCIE_IMUX43_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT44", "PCIE_IMUX44_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT45", "PCIE_IMUX45_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT46", "PCIE_IMUX46_R_4" ], [ "PCIE_INT_INTERFACE_IMUX_OUT47", "PCIE_IMUX47_R_4" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOB18", "RIOI" ], "wire_pairs": [ [ "IOB_DCI_T_TERM0", "RIOI_DCI_T_TERM0" ], [ "IOB_DCI_T_TERM1", "RIOI_DCI_T_TERM1" ], [ "IOB_DIFF_TERM_INT_EN", "RIOI_DIFF_TERM_INT_EN" ], [ "IOB_IBUF0", "RIOI_IBUF0" ], [ "IOB_IBUF1", "RIOI_IBUF1" ], [ "IOB_IBUF_DISABLE0", "RIOI_IBUF_DISABLE0" ], [ "IOB_IBUF_DISABLE1", "RIOI_IBUF_DISABLE1" ], [ "IOB_KEEPER_INT_EN_0", "RIOI_KEEPER_INT_EN_0" ], [ "IOB_KEEPER_INT_EN_1", "RIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "RIOI_O0" ], [ "IOB_O1", "RIOI_O1" ], [ "IOB_PD_INT_EN_0", "RIOI_PD_INT_EN_0" ], [ "IOB_PD_INT_EN_1", "RIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_0", "RIOI_PU_INT_EN_0" ], [ "IOB_PU_INT_EN_1", "RIOI_PU_INT_EN_1" ], [ "IOB_T0", "RIOI_T0" ], [ "IOB_T1", "RIOI_T1" ], [ "RIOB_MONITOR_N", "IOI_MONITOR_N" ], [ "RIOB_MONITOR_P", "IOI_MONITOR_P" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOB18", "RIOI_TBYTESRC" ], "wire_pairs": [ [ "IOB_DCI_T_TERM0", "RIOI_DCI_T_TERM0" ], [ "IOB_DCI_T_TERM1", "RIOI_DCI_T_TERM1" ], [ "IOB_DIFF_TERM_INT_EN", "RIOI_DIFF_TERM_INT_EN" ], [ "IOB_IBUF0", "RIOI_IBUF0" ], [ "IOB_IBUF1", "RIOI_IBUF1" ], [ "IOB_IBUF_DISABLE0", "RIOI_IBUF_DISABLE0" ], [ "IOB_IBUF_DISABLE1", "RIOI_IBUF_DISABLE1" ], [ "IOB_KEEPER_INT_EN_0", "RIOI_KEEPER_INT_EN_0" ], [ "IOB_KEEPER_INT_EN_1", "RIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "RIOI_O0" ], [ "IOB_O1", "RIOI_O1" ], [ "IOB_PD_INT_EN_0", "RIOI_PD_INT_EN_0" ], [ "IOB_PD_INT_EN_1", "RIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_0", "RIOI_PU_INT_EN_0" ], [ "IOB_PU_INT_EN_1", "RIOI_PU_INT_EN_1" ], [ "IOB_T0", "RIOI_T0" ], [ "IOB_T1", "RIOI_T1" ], [ "RIOB_MONITOR_N", "IOI_MONITOR_N" ], [ "RIOB_MONITOR_P", "IOI_MONITOR_P" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOB18", "RIOI_TBYTETERM" ], "wire_pairs": [ [ "IOB_DCI_T_TERM0", "RIOI_DCI_T_TERM0" ], [ "IOB_DCI_T_TERM1", "RIOI_DCI_T_TERM1" ], [ "IOB_DIFF_TERM_INT_EN", "RIOI_DIFF_TERM_INT_EN" ], [ "IOB_IBUF0", "RIOI_IBUF0" ], [ "IOB_IBUF1", "RIOI_IBUF1" ], [ "IOB_IBUF_DISABLE0", "RIOI_IBUF_DISABLE0" ], [ "IOB_IBUF_DISABLE1", "RIOI_IBUF_DISABLE1" ], [ "IOB_KEEPER_INT_EN_0", "RIOI_KEEPER_INT_EN_0" ], [ "IOB_KEEPER_INT_EN_1", "RIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "RIOI_O0" ], [ "IOB_O1", "RIOI_O1" ], [ "IOB_PD_INT_EN_0", "RIOI_PD_INT_EN_0" ], [ "IOB_PD_INT_EN_1", "RIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_0", "RIOI_PU_INT_EN_0" ], [ "IOB_PU_INT_EN_1", "RIOI_PU_INT_EN_1" ], [ "IOB_T0", "RIOI_T0" ], [ "IOB_T1", "RIOI_T1" ], [ "RIOB_MONITOR_N", "IOI_MONITOR_N" ], [ "RIOB_MONITOR_P", "IOI_MONITOR_P" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOB18_SING", "RIOI_SING" ], "wire_pairs": [ [ "IOB_DCI_T_TERM0", "RIOI_DCI_T_TERM0" ], [ "IOB_IBUF0", "RIOI_IBUF0" ], [ "IOB_IBUF_DISABLE0", "RIOI_IBUF_DISABLE0" ], [ "IOB_KEEPER_INT_EN_1", "RIOI_KEEPER_INT_EN_1" ], [ "IOB_O0", "RIOI_O0" ], [ "IOB_PD_INT_EN_1", "RIOI_PD_INT_EN_1" ], [ "IOB_PU_INT_EN_1", "RIOI_PU_INT_EN_1" ], [ "IOB_T0", "RIOI_T0" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "RIOI", "RIOI" ], "wire_pairs": [ [ "IOI_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0_1" ], [ "IOI_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1_1" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "RIOI", "RIOI" ], "wire_pairs": [ [ "IOI_DCI_TSTRST", "IOI_DCI_TSTRST0" ], [ "IOI_IMUX_RC0", "IOI_IMUX_RC2" ], [ "IOI_IMUX_RC1", "IOI_IMUX_RC3" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2_1" ], [ "IOI_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3_1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN" ], [ "RIOI_I2GCLK_BOT1", "RIOI_I2GCLK_TOP0" ], [ "RIOI_I2GCLK_TOP0", "RIOI_I2GCLK_TOP1" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "RIOI", "RIOI_SING" ], "wire_pairs": [ [ "IOI_IOCLK0", "IOI_SING_IOCLK0" ], [ "IOI_IOCLK1", "IOI_SING_IOCLK1" ], [ "IOI_IOCLK2", "IOI_SING_IOCLK2" ], [ "IOI_IOCLK3", "IOI_SING_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_SING_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_SING_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_SING_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_SING_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_SING_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_SING_LEAF_GCLK5" ], [ "IOI_RCLK_FORIO0", "IOI_SING_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_SING_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_SING_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_SING_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_SING_TBYTEIN" ] ] }, { "grid_deltas": [ 0, 1 ], "tile_types": [ "RIOI", "RIOI_SING" ], "wire_pairs": [ [ "IOI_IOCLK0", "IOI_SING_IOCLK0" ], [ "IOI_IOCLK1", "IOI_SING_IOCLK1" ], [ "IOI_IOCLK2", "IOI_SING_IOCLK2" ], [ "IOI_IOCLK3", "IOI_SING_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_SING_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_SING_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_SING_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_SING_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_SING_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_SING_LEAF_GCLK5" ], [ "IOI_RCLK_FORIO0", "IOI_SING_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_SING_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_SING_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_SING_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_SING_TBYTEIN" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "RIOI", "RIOI_TBYTESRC" ], "wire_pairs": [ [ "IOI_IMUX_RC2", "IOI_IMUX_RC0" ], [ "IOI_IMUX_RC3", "IOI_IMUX_RC1" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2_1", "IOI_RCLK_DIV_CE2" ], [ "IOI_RCLK_DIV_CE3_1", "IOI_RCLK_DIV_CE3" ], [ "IOI_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0_1" ], [ "IOI_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1_1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "RIOI", "RIOI_TBYTESRC" ], "wire_pairs": [ [ "IOI_DCI_TSTRST", "IOI_DCI_TSTRST0" ], [ "IOI_IMUX_RC0", "IOI_IMUX_RC2" ], [ "IOI_IMUX_RC1", "IOI_IMUX_RC3" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2_1" ], [ "IOI_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3_1" ], [ "IOI_RCLK_DIV_CLR0_1", "IOI_RCLK_DIV_CLR0" ], [ "IOI_RCLK_DIV_CLR1_1", "IOI_RCLK_DIV_CLR1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN" ] ] }, { "grid_deltas": [ 0, -2 ], "tile_types": [ "RIOI", "RIOI_TBYTETERM" ], "wire_pairs": [ [ "IOI_IMUX_RC2", "IOI_IMUX_RC0" ], [ "IOI_IMUX_RC3", "IOI_IMUX_RC1" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2_1", "IOI_RCLK_DIV_CE2" ], [ "IOI_RCLK_DIV_CE3_1", "IOI_RCLK_DIV_CE3" ], [ "IOI_RCLK_DIV_CLR0", "IOI_RCLK_DIV_CLR0_1" ], [ "IOI_RCLK_DIV_CLR1", "IOI_RCLK_DIV_CLR1_1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ] ] }, { "grid_deltas": [ 0, 2 ], "tile_types": [ "RIOI", "RIOI_TBYTETERM" ], "wire_pairs": [ [ "IOI_DCI_TSTRST", "IOI_DCI_TSTRST0" ], [ "IOI_IMUX_RC0", "IOI_IMUX_RC2" ], [ "IOI_IMUX_RC1", "IOI_IMUX_RC3" ], [ "IOI_IOCLK0", "IOI_IOCLK0" ], [ "IOI_IOCLK1", "IOI_IOCLK1" ], [ "IOI_IOCLK2", "IOI_IOCLK2" ], [ "IOI_IOCLK3", "IOI_IOCLK3" ], [ "IOI_LEAF_GCLK0", "IOI_LEAF_GCLK0" ], [ "IOI_LEAF_GCLK1", "IOI_LEAF_GCLK1" ], [ "IOI_LEAF_GCLK2", "IOI_LEAF_GCLK2" ], [ "IOI_LEAF_GCLK3", "IOI_LEAF_GCLK3" ], [ "IOI_LEAF_GCLK4", "IOI_LEAF_GCLK4" ], [ "IOI_LEAF_GCLK5", "IOI_LEAF_GCLK5" ], [ "IOI_RCLK_DIV_CE2", "IOI_RCLK_DIV_CE2_1" ], [ "IOI_RCLK_DIV_CE3", "IOI_RCLK_DIV_CE3_1" ], [ "IOI_RCLK_DIV_CLR0_1", "IOI_RCLK_DIV_CLR0" ], [ "IOI_RCLK_DIV_CLR1_1", "IOI_RCLK_DIV_CLR1" ], [ "IOI_RCLK_FORIO0", "IOI_RCLK_FORIO0" ], [ "IOI_RCLK_FORIO1", "IOI_RCLK_FORIO1" ], [ "IOI_RCLK_FORIO2", "IOI_RCLK_FORIO2" ], [ "IOI_RCLK_FORIO3", "IOI_RCLK_FORIO3" ], [ "IOI_TBYTEIN", "IOI_TBYTEIN_TERM" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "RIOI", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_1", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_1", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_1", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_1", "TERM_INT_BYP0" ], [ "IOI_BYP1_1", "TERM_INT_BYP1" ], [ "IOI_BYP2_1", "TERM_INT_BYP2" ], [ "IOI_BYP3_1", "TERM_INT_BYP3" ], [ "IOI_BYP4_1", "TERM_INT_BYP4" ], [ "IOI_BYP5_1", "TERM_INT_BYP5" ], [ "IOI_BYP6_1", "TERM_INT_BYP6" ], [ "IOI_BYP7_1", "TERM_INT_BYP7" ], [ "IOI_CLK0_1", "TERM_INT_CLK0" ], [ "IOI_CLK1_1", "TERM_INT_CLK1" ], [ "IOI_CTRL0_1", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_1", "TERM_INT_CTRL1" ], [ "IOI_FAN0_1", "TERM_INT_FAN0" ], [ "IOI_FAN1_1", "TERM_INT_FAN1" ], [ "IOI_FAN2_1", "TERM_INT_FAN2" ], [ "IOI_FAN3_1", "TERM_INT_FAN3" ], [ "IOI_FAN4_1", "TERM_INT_FAN4" ], [ "IOI_FAN5_1", "TERM_INT_FAN5" ], [ "IOI_FAN6_1", "TERM_INT_FAN6" ], [ "IOI_FAN7_1", "TERM_INT_FAN7" ], [ "IOI_IMUX0_1", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_1", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_1", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_1", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_1", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_1", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_1", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_1", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_1", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_1", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_1", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_1", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_1", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_1", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_1", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_1", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_1", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_1", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_1", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_1", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_1", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_1", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_1", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_1", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_1", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_1", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_1", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_1", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_1", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_1", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_1", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_1", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_1", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_1", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_1", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_1", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_1", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_1", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_1", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_1", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_1", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_1", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_1", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_1", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_1", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_1", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_1", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_1", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_1", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_1", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_1", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_1", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_1", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_1", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_1", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_1", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_1", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_1", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_1", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_1", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS13_1", "TERM_INT_LOGIC_OUTS_L_B13" ], [ "IOI_LOGIC_OUTS14_1", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_1", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS16_1", "TERM_INT_LOGIC_OUTS_L_B16" ], [ "IOI_LOGIC_OUTS17_1", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_1", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_1", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_1", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_1", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS22_1", "TERM_INT_LOGIC_OUTS_L_B22" ], [ "IOI_LOGIC_OUTS23_1", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLKDIV_0", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_ICLK_0", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV_0", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK_0", "L_TERM_INT_PHASER_TO_IO_OCLK" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOI", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_0", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_0", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_0", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_0", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS13_0", "TERM_INT_LOGIC_OUTS_L_B13" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS16_0", "TERM_INT_LOGIC_OUTS_L_B16" ], [ "IOI_LOGIC_OUTS17_0", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_0", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS22_0", "TERM_INT_LOGIC_OUTS_L_B22" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "IOI_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "RIOI_I2GCLK_TOP0", "L_TERM_INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOI_SING", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_0", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_0", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_0", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_0", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS17_0", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_0", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "RIOI_TBYTESRC", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_1", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_1", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_1", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_1", "TERM_INT_BYP0" ], [ "IOI_BYP1_1", "TERM_INT_BYP1" ], [ "IOI_BYP2_1", "TERM_INT_BYP2" ], [ "IOI_BYP3_1", "TERM_INT_BYP3" ], [ "IOI_BYP4_1", "TERM_INT_BYP4" ], [ "IOI_BYP5_1", "TERM_INT_BYP5" ], [ "IOI_BYP6_1", "TERM_INT_BYP6" ], [ "IOI_BYP7_1", "TERM_INT_BYP7" ], [ "IOI_CLK0_1", "TERM_INT_CLK0" ], [ "IOI_CLK1_1", "TERM_INT_CLK1" ], [ "IOI_CTRL0_1", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_1", "TERM_INT_CTRL1" ], [ "IOI_FAN0_1", "TERM_INT_FAN0" ], [ "IOI_FAN1_1", "TERM_INT_FAN1" ], [ "IOI_FAN2_1", "TERM_INT_FAN2" ], [ "IOI_FAN3_1", "TERM_INT_FAN3" ], [ "IOI_FAN4_1", "TERM_INT_FAN4" ], [ "IOI_FAN5_1", "TERM_INT_FAN5" ], [ "IOI_FAN6_1", "TERM_INT_FAN6" ], [ "IOI_FAN7_1", "TERM_INT_FAN7" ], [ "IOI_IMUX0_1", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_1", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_1", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_1", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_1", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_1", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_1", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_1", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_1", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_1", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_1", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_1", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_1", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_1", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_1", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_1", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_1", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_1", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_1", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_1", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_1", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_1", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_1", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_1", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_1", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_1", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_1", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_1", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_1", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_1", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_1", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_1", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_1", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_1", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_1", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_1", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_1", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_1", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_1", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_1", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_1", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_1", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_1", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_1", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_1", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_1", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_1", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_1", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_1", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_1", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_1", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_1", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_1", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_1", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_1", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_1", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_1", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_1", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_1", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_1", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS14_1", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_1", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS17_1", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_1", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_1", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_1", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_1", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS23_1", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLKDIV_0", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_ICLK_0", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_OCLK1X_90_0", "L_TERM_INT_PHASER_TO_IO_OCLK1X_90" ], [ "IOI_PHASER_TO_IO_OCLKDIV_0", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK_0", "L_TERM_INT_PHASER_TO_IO_OCLK" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOI_TBYTESRC", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_0", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_0", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_0", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_0", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS17_0", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_0", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "IOI_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "RIOI_I2GCLK_TOP0", "L_TERM_INT_DQS_IOTOPHASER" ] ] }, { "grid_deltas": [ -1, -1 ], "tile_types": [ "RIOI_TBYTETERM", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_1", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_1", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_1", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_1", "TERM_INT_BYP0" ], [ "IOI_BYP1_1", "TERM_INT_BYP1" ], [ "IOI_BYP2_1", "TERM_INT_BYP2" ], [ "IOI_BYP3_1", "TERM_INT_BYP3" ], [ "IOI_BYP4_1", "TERM_INT_BYP4" ], [ "IOI_BYP5_1", "TERM_INT_BYP5" ], [ "IOI_BYP6_1", "TERM_INT_BYP6" ], [ "IOI_BYP7_1", "TERM_INT_BYP7" ], [ "IOI_CLK0_1", "TERM_INT_CLK0" ], [ "IOI_CLK1_1", "TERM_INT_CLK1" ], [ "IOI_CTRL0_1", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_1", "TERM_INT_CTRL1" ], [ "IOI_FAN0_1", "TERM_INT_FAN0" ], [ "IOI_FAN1_1", "TERM_INT_FAN1" ], [ "IOI_FAN2_1", "TERM_INT_FAN2" ], [ "IOI_FAN3_1", "TERM_INT_FAN3" ], [ "IOI_FAN4_1", "TERM_INT_FAN4" ], [ "IOI_FAN5_1", "TERM_INT_FAN5" ], [ "IOI_FAN6_1", "TERM_INT_FAN6" ], [ "IOI_FAN7_1", "TERM_INT_FAN7" ], [ "IOI_IMUX0_1", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_1", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_1", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_1", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_1", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_1", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_1", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_1", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_1", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_1", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_1", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_1", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_1", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_1", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_1", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_1", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_1", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_1", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_1", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_1", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_1", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_1", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_1", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_1", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_1", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_1", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_1", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_1", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_1", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_1", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_1", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_1", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_1", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_1", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_1", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_1", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_1", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_1", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_1", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_1", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_1", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_1", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_1", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_1", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_1", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_1", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_1", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_1", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_1", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_1", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_1", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_1", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_1", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_1", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_1", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_1", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_1", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_1", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_1", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_1", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_1", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS14_1", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_1", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS17_1", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_1", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_1", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_1", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_1", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS23_1", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_PHASER_TO_IO_ICLKDIV_0", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_ICLK_0", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV_0", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK_0", "L_TERM_INT_PHASER_TO_IO_OCLK" ] ] }, { "grid_deltas": [ -1, 0 ], "tile_types": [ "RIOI_TBYTETERM", "R_TERM_INT" ], "wire_pairs": [ [ "IOI_BLOCK_OUTS0_0", "TERM_INT_BLOCK_OUTS_L_B0" ], [ "IOI_BLOCK_OUTS1_0", "TERM_INT_BLOCK_OUTS_L_B1" ], [ "IOI_BLOCK_OUTS2_0", "TERM_INT_BLOCK_OUTS_L_B2" ], [ "IOI_BYP0_0", "TERM_INT_BYP0" ], [ "IOI_BYP1_0", "TERM_INT_BYP1" ], [ "IOI_BYP2_0", "TERM_INT_BYP2" ], [ "IOI_BYP3_0", "TERM_INT_BYP3" ], [ "IOI_BYP4_0", "TERM_INT_BYP4" ], [ "IOI_BYP5_0", "TERM_INT_BYP5" ], [ "IOI_BYP6_0", "TERM_INT_BYP6" ], [ "IOI_BYP7_0", "TERM_INT_BYP7" ], [ "IOI_CLK0_0", "TERM_INT_CLK0" ], [ "IOI_CLK1_0", "TERM_INT_CLK1" ], [ "IOI_CTRL0_0", "TERM_INT_CTRL0" ], [ "IOI_CTRL1_0", "TERM_INT_CTRL1" ], [ "IOI_FAN0_0", "TERM_INT_FAN0" ], [ "IOI_FAN1_0", "TERM_INT_FAN1" ], [ "IOI_FAN2_0", "TERM_INT_FAN2" ], [ "IOI_FAN3_0", "TERM_INT_FAN3" ], [ "IOI_FAN4_0", "TERM_INT_FAN4" ], [ "IOI_FAN5_0", "TERM_INT_FAN5" ], [ "IOI_FAN6_0", "TERM_INT_FAN6" ], [ "IOI_FAN7_0", "TERM_INT_FAN7" ], [ "IOI_IMUX0_0", "TERM_INT_IMUX0" ], [ "IOI_IMUX1_0", "TERM_INT_IMUX1" ], [ "IOI_IMUX2_0", "TERM_INT_IMUX2" ], [ "IOI_IMUX3_0", "TERM_INT_IMUX3" ], [ "IOI_IMUX4_0", "TERM_INT_IMUX4" ], [ "IOI_IMUX5_0", "TERM_INT_IMUX5" ], [ "IOI_IMUX6_0", "TERM_INT_IMUX6" ], [ "IOI_IMUX7_0", "TERM_INT_IMUX7" ], [ "IOI_IMUX8_0", "TERM_INT_IMUX8" ], [ "IOI_IMUX9_0", "TERM_INT_IMUX9" ], [ "IOI_IMUX10_0", "TERM_INT_IMUX10" ], [ "IOI_IMUX11_0", "TERM_INT_IMUX11" ], [ "IOI_IMUX12_0", "TERM_INT_IMUX12" ], [ "IOI_IMUX13_0", "TERM_INT_IMUX13" ], [ "IOI_IMUX14_0", "TERM_INT_IMUX14" ], [ "IOI_IMUX15_0", "TERM_INT_IMUX15" ], [ "IOI_IMUX16_0", "TERM_INT_IMUX16" ], [ "IOI_IMUX17_0", "TERM_INT_IMUX17" ], [ "IOI_IMUX18_0", "TERM_INT_IMUX18" ], [ "IOI_IMUX19_0", "TERM_INT_IMUX19" ], [ "IOI_IMUX20_0", "TERM_INT_IMUX20" ], [ "IOI_IMUX21_0", "TERM_INT_IMUX21" ], [ "IOI_IMUX22_0", "TERM_INT_IMUX22" ], [ "IOI_IMUX23_0", "TERM_INT_IMUX23" ], [ "IOI_IMUX24_0", "TERM_INT_IMUX24" ], [ "IOI_IMUX25_0", "TERM_INT_IMUX25" ], [ "IOI_IMUX26_0", "TERM_INT_IMUX26" ], [ "IOI_IMUX27_0", "TERM_INT_IMUX27" ], [ "IOI_IMUX28_0", "TERM_INT_IMUX28" ], [ "IOI_IMUX29_0", "TERM_INT_IMUX29" ], [ "IOI_IMUX30_0", "TERM_INT_IMUX30" ], [ "IOI_IMUX31_0", "TERM_INT_IMUX31" ], [ "IOI_IMUX32_0", "TERM_INT_IMUX32" ], [ "IOI_IMUX33_0", "TERM_INT_IMUX33" ], [ "IOI_IMUX34_0", "TERM_INT_IMUX34" ], [ "IOI_IMUX35_0", "TERM_INT_IMUX35" ], [ "IOI_IMUX36_0", "TERM_INT_IMUX36" ], [ "IOI_IMUX37_0", "TERM_INT_IMUX37" ], [ "IOI_IMUX38_0", "TERM_INT_IMUX38" ], [ "IOI_IMUX39_0", "TERM_INT_IMUX39" ], [ "IOI_IMUX40_0", "TERM_INT_IMUX40" ], [ "IOI_IMUX41_0", "TERM_INT_IMUX41" ], [ "IOI_IMUX42_0", "TERM_INT_IMUX42" ], [ "IOI_IMUX43_0", "TERM_INT_IMUX43" ], [ "IOI_IMUX44_0", "TERM_INT_IMUX44" ], [ "IOI_IMUX45_0", "TERM_INT_IMUX45" ], [ "IOI_IMUX46_0", "TERM_INT_IMUX46" ], [ "IOI_IMUX47_0", "TERM_INT_IMUX47" ], [ "IOI_LOGIC_OUTS0_0", "TERM_INT_LOGIC_OUTS_L_B0" ], [ "IOI_LOGIC_OUTS1_0", "TERM_INT_LOGIC_OUTS_L_B1" ], [ "IOI_LOGIC_OUTS2_0", "TERM_INT_LOGIC_OUTS_L_B2" ], [ "IOI_LOGIC_OUTS3_0", "TERM_INT_LOGIC_OUTS_L_B3" ], [ "IOI_LOGIC_OUTS4_0", "TERM_INT_LOGIC_OUTS_L_B4" ], [ "IOI_LOGIC_OUTS5_0", "TERM_INT_LOGIC_OUTS_L_B5" ], [ "IOI_LOGIC_OUTS6_0", "TERM_INT_LOGIC_OUTS_L_B6" ], [ "IOI_LOGIC_OUTS7_0", "TERM_INT_LOGIC_OUTS_L_B7" ], [ "IOI_LOGIC_OUTS8_0", "TERM_INT_LOGIC_OUTS_L_B8" ], [ "IOI_LOGIC_OUTS9_0", "TERM_INT_LOGIC_OUTS_L_B9" ], [ "IOI_LOGIC_OUTS10_0", "TERM_INT_LOGIC_OUTS_L_B10" ], [ "IOI_LOGIC_OUTS11_0", "TERM_INT_LOGIC_OUTS_L_B11" ], [ "IOI_LOGIC_OUTS12_0", "TERM_INT_LOGIC_OUTS_L_B12" ], [ "IOI_LOGIC_OUTS14_0", "TERM_INT_LOGIC_OUTS_L_B14" ], [ "IOI_LOGIC_OUTS15_0", "TERM_INT_LOGIC_OUTS_L_B15" ], [ "IOI_LOGIC_OUTS17_0", "TERM_INT_LOGIC_OUTS_L_B17" ], [ "IOI_LOGIC_OUTS18_0", "TERM_INT_LOGIC_OUTS_L_B18" ], [ "IOI_LOGIC_OUTS19_0", "TERM_INT_LOGIC_OUTS_L_B19" ], [ "IOI_LOGIC_OUTS20_0", "TERM_INT_LOGIC_OUTS_L_B20" ], [ "IOI_LOGIC_OUTS21_0", "TERM_INT_LOGIC_OUTS_L_B21" ], [ "IOI_LOGIC_OUTS23_0", "TERM_INT_LOGIC_OUTS_L_B23" ], [ "IOI_MONITOR_N", "TERM_INT_MONITOR_N" ], [ "IOI_MONITOR_P", "TERM_INT_MONITOR_P" ], [ "IOI_PHASER_TO_IO_ICLK", "L_TERM_INT_PHASER_TO_IO_ICLK" ], [ "IOI_PHASER_TO_IO_ICLKDIV", "L_TERM_INT_PHASER_TO_IO_ICLKDIV" ], [ "IOI_PHASER_TO_IO_OCLK", "L_TERM_INT_PHASER_TO_IO_OCLK" ], [ "IOI_PHASER_TO_IO_OCLKDIV", "L_TERM_INT_PHASER_TO_IO_OCLKDIV" ] ] }, { "grid_deltas": [ 1, 0 ], "tile_types": [ "R_TERM_INT_GTX", "VBRK_EXT" ], "wire_pairs": [ [ "R_TERM_INT_GTX_BYP0", "VBRK_EXT_BYP0" ], [ "R_TERM_INT_GTX_BYP1", "VBRK_EXT_BYP1" ], [ "R_TERM_INT_GTX_BYP2", "VBRK_EXT_BYP2" ], [ "R_TERM_INT_GTX_BYP3", "VBRK_EXT_BYP3" ], [ "R_TERM_INT_GTX_BYP4", "VBRK_EXT_BYP4" ], [ "R_TERM_INT_GTX_BYP5", "VBRK_EXT_BYP5" ], [ "R_TERM_INT_GTX_BYP6", "VBRK_EXT_BYP6" ], [ "R_TERM_INT_GTX_BYP7", "VBRK_EXT_BYP7" ], [ "R_TERM_INT_GTX_CLK0", "VBRK_EXT_CLK0" ], [ "R_TERM_INT_GTX_CLK1", "VBRK_EXT_CLK1" ], [ "R_TERM_INT_GTX_CTRL0", "VBRK_EXT_CTRL0" ], [ "R_TERM_INT_GTX_CTRL1", "VBRK_EXT_CTRL1" ], [ "R_TERM_INT_GTX_FAN0", "VBRK_EXT_FAN0" ], [ "R_TERM_INT_GTX_FAN1", "VBRK_EXT_FAN1" ], [ "R_TERM_INT_GTX_FAN2", "VBRK_EXT_FAN2" ], [ "R_TERM_INT_GTX_FAN3", "VBRK_EXT_FAN3" ], [ "R_TERM_INT_GTX_FAN4", "VBRK_EXT_FAN4" ], [ "R_TERM_INT_GTX_FAN5", "VBRK_EXT_FAN5" ], [ "R_TERM_INT_GTX_FAN6", "VBRK_EXT_FAN6" ], [ "R_TERM_INT_GTX_FAN7", "VBRK_EXT_FAN7" ], [ "R_TERM_INT_GTX_IMUX0", "VBRK_EXT_IMUX0" ], [ "R_TERM_INT_GTX_IMUX1", "VBRK_EXT_IMUX1" ], [ "R_TERM_INT_GTX_IMUX2", "VBRK_EXT_IMUX2" ], [ "R_TERM_INT_GTX_IMUX3", "VBRK_EXT_IMUX3" ], [ "R_TERM_INT_GTX_IMUX4", "VBRK_EXT_IMUX4" ], [ "R_TERM_INT_GTX_IMUX5", "VBRK_EXT_IMUX5" ], [ "R_TERM_INT_GTX_IMUX6", "VBRK_EXT_IMUX6" ], [ "R_TERM_INT_GTX_IMUX7", "VBRK_EXT_IMUX7" ], [ "R_TERM_INT_GTX_IMUX8", "VBRK_EXT_IMUX8" ], [ "R_TERM_INT_GTX_IMUX9", "VBRK_EXT_IMUX9" ], [ "R_TERM_INT_GTX_IMUX10", "VBRK_EXT_IMUX10" ], [ "R_TERM_INT_GTX_IMUX11", "VBRK_EXT_IMUX11" ], [ "R_TERM_INT_GTX_IMUX12", "VBRK_EXT_IMUX12" ], [ "R_TERM_INT_GTX_IMUX13", "VBRK_EXT_IMUX13" ], [ "R_TERM_INT_GTX_IMUX14", "VBRK_EXT_IMUX14" ], [ "R_TERM_INT_GTX_IMUX15", "VBRK_EXT_IMUX15" ], [ "R_TERM_INT_GTX_IMUX16", "VBRK_EXT_IMUX16" ], [ "R_TERM_INT_GTX_IMUX17", "VBRK_EXT_IMUX17" ], [ "R_TERM_INT_GTX_IMUX18", "VBRK_EXT_IMUX18" ], [ "R_TERM_INT_GTX_IMUX19", "VBRK_EXT_IMUX19" ], [ "R_TERM_INT_GTX_IMUX20", "VBRK_EXT_IMUX20" ], [ "R_TERM_INT_GTX_IMUX21", "VBRK_EXT_IMUX21" ], [ "R_TERM_INT_GTX_IMUX22", "VBRK_EXT_IMUX22" ], [ "R_TERM_INT_GTX_IMUX23", "VBRK_EXT_IMUX23" ], [ "R_TERM_INT_GTX_IMUX24", "VBRK_EXT_IMUX24" ], [ "R_TERM_INT_GTX_IMUX25", "VBRK_EXT_IMUX25" ], [ "R_TERM_INT_GTX_IMUX26", "VBRK_EXT_IMUX26" ], [ "R_TERM_INT_GTX_IMUX27", "VBRK_EXT_IMUX27" ], [ "R_TERM_INT_GTX_IMUX28", "VBRK_EXT_IMUX28" ], [ "R_TERM_INT_GTX_IMUX29", "VBRK_EXT_IMUX29" ], [ "R_TERM_INT_GTX_IMUX30", "VBRK_EXT_IMUX30" ], [ "R_TERM_INT_GTX_IMUX31", "VBRK_EXT_IMUX31" ], [ "R_TERM_INT_GTX_IMUX32", "VBRK_EXT_IMUX32" ], [ "R_TERM_INT_GTX_IMUX33", "VBRK_EXT_IMUX33" ], [ "R_TERM_INT_GTX_IMUX34", "VBRK_EXT_IMUX34" ], [ "R_TERM_INT_GTX_IMUX35", "VBRK_EXT_IMUX35" ], [ "R_TERM_INT_GTX_IMUX36", "VBRK_EXT_IMUX36" ], [ "R_TERM_INT_GTX_IMUX37", "VBRK_EXT_IMUX37" ], [ "R_TERM_INT_GTX_IMUX38", "VBRK_EXT_IMUX38" ], [ "R_TERM_INT_GTX_IMUX39", "VBRK_EXT_IMUX39" ], [ "R_TERM_INT_GTX_IMUX40", "VBRK_EXT_IMUX40" ], [ "R_TERM_INT_GTX_IMUX41", "VBRK_EXT_IMUX41" ], [ "R_TERM_INT_GTX_IMUX42", "VBRK_EXT_IMUX42" ], [ "R_TERM_INT_GTX_IMUX43", "VBRK_EXT_IMUX43" ], [ "R_TERM_INT_GTX_IMUX44", "VBRK_EXT_IMUX44" ], [ "R_TERM_INT_GTX_IMUX45", "VBRK_EXT_IMUX45" ], [ "R_TERM_INT_GTX_IMUX46", "VBRK_EXT_IMUX46" ], [ "R_TERM_INT_GTX_IMUX47", "VBRK_EXT_IMUX47" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B0", "VBRK_EXT_LOGIC_OUTS_B0" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B1", "VBRK_EXT_LOGIC_OUTS_B1" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B2", "VBRK_EXT_LOGIC_OUTS_B2" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B3", "VBRK_EXT_LOGIC_OUTS_B3" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B4", "VBRK_EXT_LOGIC_OUTS_B4" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B5", "VBRK_EXT_LOGIC_OUTS_B5" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B6", "VBRK_EXT_LOGIC_OUTS_B6" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B7", "VBRK_EXT_LOGIC_OUTS_B7" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B8", "VBRK_EXT_LOGIC_OUTS_B8" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B9", "VBRK_EXT_LOGIC_OUTS_B9" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B10", "VBRK_EXT_LOGIC_OUTS_B10" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B11", "VBRK_EXT_LOGIC_OUTS_B11" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B12", "VBRK_EXT_LOGIC_OUTS_B12" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B13", "VBRK_EXT_LOGIC_OUTS_B13" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B14", "VBRK_EXT_LOGIC_OUTS_B14" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B15", "VBRK_EXT_LOGIC_OUTS_B15" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B16", "VBRK_EXT_LOGIC_OUTS_B16" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B17", "VBRK_EXT_LOGIC_OUTS_B17" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B18", "VBRK_EXT_LOGIC_OUTS_B18" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B19", "VBRK_EXT_LOGIC_OUTS_B19" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B20", "VBRK_EXT_LOGIC_OUTS_B20" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B21", "VBRK_EXT_LOGIC_OUTS_B21" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B22", "VBRK_EXT_LOGIC_OUTS_B22" ], [ "R_TERM_INT_GTX_LOGIC_OUTS_B23", "VBRK_EXT_LOGIC_OUTS_B23" ] ] } ]