From 7f4eb1c7d843538530adbc072febb95ebf2d991d Mon Sep 17 00:00:00 2001
From: Giles Atkinson <“gatk555@gmail.com”>
Date: Thu, 30 Mar 2023 21:40:29 +0100
Subject: [PATCH] Add examples of controlling auto-bridge behaviour with the
 "vcc" and "family" parameters.

---
 examples/digital/auto_bridge/adder_family.cir | 43 +++++++++++++++++++
 .../bridge_demo_family_d_in.subcir            | 11 +++++
 examples/digital/auto_bridge/vcc.cir          | 23 ++++++++++
 3 files changed, 77 insertions(+)
 create mode 100644 examples/digital/auto_bridge/adder_family.cir
 create mode 100644 examples/digital/auto_bridge/bridge_demo_family_d_in.subcir
 create mode 100644 examples/digital/auto_bridge/vcc.cir

diff --git a/examples/digital/auto_bridge/adder_family.cir b/examples/digital/auto_bridge/adder_family.cir
new file mode 100644
index 000000000..0eb0946f9
--- /dev/null
+++ b/examples/digital/auto_bridge/adder_family.cir
@@ -0,0 +1,43 @@
+  ADDER - 4 BIT ALL-74HC00-GATE BINARY ADDER WITH AUTOMATIC BRIDGING
+  * behavioral gate description
+  * Automatic A/D insertion using bi-directional bridges
+
+* The NAND gates in the adder have a "family" parameter that determines
+* the A/D and D/A bridges that are inserted.  For A/D a subcircuit is
+* used, defined by the file bridge_demo_family_d_in.subcir.  For D/A
+* the following interpreter variable sets up the bridges with non-default
+* output levels.
+
+.control
+pre_set auto_bridge_demo_family_d_out =
++ ( ".model auto_da dac_bridge(out_high='%g-0.7' out_low=0.9 )"
++   "auto_bridge%d [ %s ] [ %s ] auto_da" 1000 )
+.endc
+
+.param vcc=5 tripdt=6n
+
+*
+* 2-input NAND gate
+* vcc 2 /4.5/5 /6
+* tpd 25n/9n/7n/7n
+* tr 19n/7n /  /6n
+
+*** Subcircuit definition: copy of 74HCng_auto.lib with "family" parameter
+
+.SUBCKT 74HC00  in1 in2 out  NVCC NVGND  vcc1={vcc} tripdt1={tripdt}
+.param td1={1e-9*(9-3-3)*4.0/(vcc1-0.5)}
+.param Rout={60*4.0/(vcc1-0.5)} ; standard output driver
+
+a6 [in1 in2] dout nand1
+
+.model nand1 d_nand(rise_delay = {td1} fall_delay = {td1}
++ input_load = 0.5e-12) family="demo_family"
+
+Rout dout out {Rout}
+.ends
+
+.param vcc=3 tripdt=6n
+
+.include ../adder_common.inc
+
+.END
diff --git a/examples/digital/auto_bridge/bridge_demo_family_d_in.subcir b/examples/digital/auto_bridge/bridge_demo_family_d_in.subcir
new file mode 100644
index 000000000..d37ec8fe1
--- /dev/null
+++ b/examples/digital/auto_bridge/bridge_demo_family_d_in.subcir
@@ -0,0 +1,11 @@
+* Subcircuit for analogue to digital converter
+
+.subckt bridge_demo_family_d_in in out vcc=3.3
+
+* For no good reason the voltage is reduced before A/D converion
+
+r1 in in2 1k
+r2 in2 0 1k
+adc [ in2 ] [ out ] lv_adc
+.model lv_adc adc_bridge in_low={vcc/4} in_high={vcc/4}
+.ends
diff --git a/examples/digital/auto_bridge/vcc.cir b/examples/digital/auto_bridge/vcc.cir
new file mode 100644
index 000000000..cbc087c86
--- /dev/null
+++ b/examples/digital/auto_bridge/vcc.cir
@@ -0,0 +1,23 @@
+Level shift by auto-bridges with different VCCs.
+
+* A level shifter made by placing digital buffers in subcircuits.
+
+.param vcc=5 ; Circuit-wide default for auto-bridge levels (not used)
+
+.subckt buffer in out vcc=3 ; These subcircuits default to 3V.
+abuf in out buf
+.ends
+
+.model buf d_buffer
+
+vin in 0 sin(1.5 1.5 100k)
+xb1 in mid buffer        ; ADC bridge with VCC=3V will be used.
+xb2 mid out buffer vcc=6 ; DAC bridge with 6V swing will be used,
+rload out 0 10k          ; Analog node forces bridge insertion,
+
+.control
+tran 100n 30u
+plot in out
+.endc
+.end
+