iverilog/ivtest/ivltests/pr2076425.v

22 lines
210 B
Verilog

module top;
task delay;
z.delay;
endtask
always begin
delay;
end
initial begin
#10 $display("PASSED");
$finish;
end
endmodule
module z;
task delay;
#1;
endtask
endmodule