iverilog/ivtest/ivltests/pr1960548.v

7 lines
70 B
Verilog

// pr1960548
module test;
initial
$display("B`x");
endmodule