iverilog/ivtest/ivltests/pr1699444.v

8 lines
126 B
Verilog

module top;
initial begin
$display("Output a slash \\.");
$display("Output a double slash \\\\.");
end
endmodule