iverilog/ivtest/ivltests/pr1682887.v

11 lines
136 B
Verilog

// pr1682887
module tb();
task mytask;
begin end
endtask
initial mytask();
initial #1 $display("PASSED");
endmodule