18 lines
364 B
Verilog
18 lines
364 B
Verilog
// Check that it is possible to declare the data type for a vector type module
|
|
// port separately from the direction for non-ANSI style port declarations.
|
|
// declarations.
|
|
|
|
module test(x);
|
|
output [7:0] x;
|
|
reg [7:0] x;
|
|
|
|
initial begin
|
|
if ($bits(x) == 8) begin
|
|
$display("PASSED");
|
|
end else begin
|
|
$display("FAILED");
|
|
end
|
|
end
|
|
|
|
endmodule
|