iverilog/ivtest/ivltests/concat_zero_wid_fail.v

8 lines
135 B
Verilog

module top;
reg [7:0] result;
initial begin
result = {{0{1'b1}}}; // This fails concatination has zero width.
end
endmodule