iverilog/ivtest/ivltests/br_gh366.v

11 lines
136 B
Verilog

`define PATH /usr/local/bin/
`define STRINGIFY(x) `"x`"
module test();
initial begin
$display( `STRINGIFY(`PATH) );
end
endmodule