iverilog/ivtest/ivltests/br999.v

15 lines
156 B
Verilog

module bug();
localparam integer a = 1;
integer b = 2;
initial begin
if (a == b)
$display("FAILED");
else
$display("PASSED");
end
endmodule