This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
iverilog
mirror of
https://github.com/steveicarus/iverilog.git
Watch
1
Star
0
Fork
You've already forked iverilog
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
20d82bbdcb
iverilog
/
ivtest
/
vpi
/
pr2971220.v
10 lines
131 B
Verilog
Raw
Blame
History
module
top
;
integer
res
;
initial
begin
$hello
;
$check_sys_task
;
res
=
$check_sys_func
;
$hello
;
end
endmodule
Reference in New Issue
View Git Blame
Copy Permalink