iverilog/ivtest/vpi/pr2971220.v

10 lines
131 B
Verilog

module top;
integer res;
initial begin
$hello;
$check_sys_task;
res = $check_sys_func;
$hello;
end
endmodule