luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/vpi/br_gh117.v

8 lines
48 B
Verilog
Raw Blame History

module cb();
always begin
#1;
end
endmodule
Reference in New Issue View Git Blame Copy Permalink