iverilog/ivtest/vhdl_tests/pr2555813.v

13 lines
157 B
Verilog

module test();
wire a, b;
a__a a_(
.b_buf(b),
.b (a)
);
endmodule
module a__a(b_buf, b);
output b_buf;
input b;
endmodule