iverilog/ivtest/vhdl_tests/pr2536040.v

module test ( input a, input _b_, output A, output b__);
  assign A = a;
  assign b__ = _b_;
endmodule