iverilog/ivtest/vhdl_tests/pr2147135a.v

module test();
  wire	 d;
  wire [5:0]	 f;
  b u1 (.c({d, f}));
endmodule

module b (c);

output [6:0] c;

endmodule