iverilog/ivtest/ivltests/undef_lval_select4c.v

module top;
  wire [2:-1] vec;
  integer idx;

  initial begin
    idx = 'bx;
    force vec[idx+:1] = 1'b1;
    release vec[idx+:1];
  end
endmodule