luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr1960575.v

5 lines
85 B
Verilog
Raw Blame History

module test;
initial
$write("expected x; got %0b\n", 1'b0 ^ 1'bz);
endmodule
Reference in New Issue View Git Blame Copy Permalink