iverilog/ivtest/ivltests/fdisplay_fail_mcd.v

7 lines
133 B
Verilog

module top;
initial begin
// This will fail at run time.
$fdisplay(32'h4000_0000, "write to invalid MCD");
end
endmodule