25 lines
452 B
Verilog
25 lines
452 B
Verilog
module test;
|
|
|
|
wire [63:0] out;
|
|
reg [5:0] in;
|
|
|
|
integer i = 0;
|
|
assign out = 2 ** in;
|
|
|
|
reg failed = 0;
|
|
|
|
initial begin
|
|
for (i = 0; i < 64; i = i + 1) begin
|
|
in = i;
|
|
#10;
|
|
$display("%d: %b", i, out);
|
|
if (out !== 64'd1 << i)
|
|
failed = 1;
|
|
end
|
|
if (failed)
|
|
$display("FAILED");
|
|
else
|
|
$display("PASSED");
|
|
end
|
|
endmodule
|