luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br1027c.v

10 lines
93 B
Verilog
Raw Blame History

module test();
task t(integer a, b);
$display(a,,b);
endtask
initial t(0, 1);
endmodule
Reference in New Issue View Git Blame Copy Permalink