iverilog/ivtest/ivltests/always_latch_fail3.v

module top;
  reg q, en, d;
  event foo;

  always_latch begin
    if (en) @foo q <= d;
  end

  initial $display("Expected compile failure!");

endmodule