iverilog/ivtest/ivltests/decl_before_use1.v

12 lines
105 B
Verilog

module test();
initial begin
v = 1;
$display("%b", v);
$display("FAILED");
end
reg v;
endmodule