This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
iverilog
mirror of
https://github.com/steveicarus/iverilog.git
Watch
1
Star
0
Fork
You've already forked iverilog
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
06077ed026
iverilog
/
ivtest
/
ivltests
/
decl_before_use1.v
12 lines
105 B
Verilog
Raw
Blame
History
module
test
(
)
;
initial
begin
v
=
1
;
$display
(
"
%b
"
,
v
)
;
$display
(
"
FAILED
"
)
;
end
reg
v
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink