luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br_gh710.v

16 lines
101 B
Verilog
Raw Blame History

package p1;
endpackage
package p2;
logic x;
endpackage
module m;
initial $dumpvars;
endmodule
Reference in New Issue View Git Blame Copy Permalink