luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br_gh1175d.v

6 lines
94 B
Verilog
Raw Blame History

primitive id_0(output reg id_2, input id_1);
table
0 : 0 0 : 0;
endtable
endprimitive
Reference in New Issue View Git Blame Copy Permalink