Compiling vpi/celldefine.c...
Making celldefine.vpi from  celldefine.o...
Verilog checking was OK.
Module instance top.dut is not a cell.
Module instance top.dutb is a cell.